# **NEC**

# **User's Manual**

# 78K0/KD1

# **8-Bit Single-Chip Microcontrollers**

$\mu$ PD780121	$\mu$ PD780121(A)	$\mu$ PD780121(A1)	μPD780121(A2)
$\mu$ PD780122	μPD780122(A)	μPD780122(A1)	μPD780122(A2)
$\mu$ PD780123	μPD780123(A)	μPD780123(A1)	μPD780123(A2)
$\mu$ PD780124	μPD780124(A)	μPD780124(A1)	μPD780124(A2)
$\mu$ PD78F0124	μPD78F0124(A)	μPD78F0124(A1)	

# [MEMO]

#### NOTES FOR CMOS DEVICES —

#### (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

### **4** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **6** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### [GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

### NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

#### • Sucursal en España Madrid, Spain

Tel: 091-504 27 87

#### • Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

#### Filiale Italiana

Milano, Italy Tel: 02-66 75 41

### Branch The Netherlands

Eindhoven. The Netherlands Tel: 040-2654010

#### Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

#### United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-558-3737

#### **NEC Electronics Shanghai Ltd.**

Shanghai, P.R. China Tel: 021-5888-5400

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377

#### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore Tel: 6253-8311

J05.6

#### INTRODUCTION

#### Readers

This manual is intended for user engineers who wish to understand the functions of the 78K0/KD1 and design and develop application systems and programs for these devices.

The target products are as follows.

78K0/KD1:  $\mu$ PD780121, 780122, 780123, 780124, 78F0124, 780121(A), 780122(A), 780123(A), 78F0124(A), 780124(A), 780121(A1), 780122(A1), 780123(A1), 780124(A1), 78F0124(A1), 780121(A2), 780122(A2), 780123(A2), 780124(A2)

#### **Purpose**

This manual is intended to give users an understanding of the functions described in the Organization below.

#### Organization

The 78K0/KD1 manual is separated into two parts: this manual and the instructions edition (common to the 78K/0 Series).

> 78K0/KD1 User's Manual (This Manual)

78K/0 Series Instructions User's Manual

- Pin functions
- · Internal block functions
- Interrupts
- Other on-chip peripheral functions
- · Electrical specifications

- CPU functions
- Instruction set
- Explanation of each instruction

#### How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- When using this manual as the manual for (A) grade products, (A1) grade products, and (A2) grade products:
  - → Only the quality grade differs between standard products and (A), (A1), and (A2) grade products. Read the part number as follows.
    - $\mu$ PD780121  $\rightarrow \mu$ PD780121(A), 780121(A1), 780121(A2)
    - $\mu$ PD780122  $\rightarrow \mu$ PD780122(A), 780122(A1), 780122(A2)
    - $\mu$ PD780123  $\rightarrow \mu$ PD780123(A), 780123(A1), 780123(A2)
    - $\mu$ PD780124  $\rightarrow \mu$ PD780124(A), 780124(A1), 780124(A2)
    - $\mu$ PD78F0124  $\rightarrow \mu$ PD78F0124(A), 78F0124(A1)
- To gain a general understanding of functions:
  - → Read this manual in the order of the **CONTENTS**. The mark \* shows major revised points.
- How to interpret the register format:
  - ightarrow For a bit number enclosed in brackets, the bit name is defined as a reserved word in the RA78K0, and is defined as the sfr variable by #pragma sfr directive in the CC78K0.

6

- To check the details of a register when you know the register name:
  - → Refer to APPENDIX C REGISTER INDEX.
- To know details of the 78K/0 Series instructions:
  - ightarrow Refer to the separate document 78K/0 Series Instructions User's Manual (U12326E).

Caution Examples in this manual employ the "standard" quality grade for general electronics. When using examples in this manual for the "special" quality grade, review the quality grade of each part and/or circuit actually used.

**Conventions** Data significance: Higher digits on the left and lower digits on the right

**Caution**: Information requiring particular attention

Remark: Supplementary information

Numerical representations: Binary ... xxx or xxxB

 $\begin{array}{ll} \text{Decimal} & \cdots \times \times \times \\ \text{Hexadecimal} & \cdots \times \times \times \text{H} \end{array}$ 

#### **★** Differences Between 78K0/KD1 and 78K0/KD1+

	Series Name	78K0/KD1	78K0/KD1+
Item			
Mask RO	M version	Available	None
Flash	Power supply	Two power supplies	Single power supply
memory version	Self programming function	None	Available
version	Option byte	None	Internal oscillator can be stopped/cannot be stopped selectable
Power-on-	-clear (POC) function	2.85 V ±0.15 V or 3.5 V ±0.2 V selectable	2.1 V ±0.1 V (fixed)
Regulator		Available	None
Product with on-chip debug function		None	Available (μPD78F0124HD)
Minimum instruction execution time		0.166 μs (at 12 MHz operation)	0.125 μs (at 16 MHz operation)

#### \* Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### **Documents Related to Devices**

Document Name	Document No.
78K0/KD1 User's Manual	This manual
78K0/KD1+ User's Manual	U16962E
78K/0 Series Instructions User's Manual	U12326E

#### **Documents Related to Development Tools (Software) (User's Manuals)**

Document Name		Document No.
RA78K0 Assembler Package	Operation	U16629E
	Language	U14446E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U16613E
	Language	U14298E
SM78K Series Ver. 2.52 System Simulator	Operation	U16768E
	External Part User Open Interface Specifications	U15802E
ID78K0-NS Ver. 2.52 Integrated Debugger	Operation	U16488E
ID78K0-QB Ver. 2.81 Integrated Debugger	Operation	U16996E
PM plus Ver. 5.10		U16569E

### **Documents Related to Development Tools (Hardware) (User's Manuals)**

Document Name	Document No.
IE-78K0-NS In-Circuit Emulator	U13731E
IE-78K0-NS-A In-Circuit Emulator	U14889E
IE-78K0K1-ET In-Circuit Emulator	U16604E
QB-78K0KX1H In-Circuit Emulator	U17081E
IE-780148-NS-EM1 Emulation Board	To be prepared

### **Documents Related to Flash Memory Programming**

Document Name	Document No.
PG-FP3 Flash Memory Programmer User's Manual	U13502E
PG-FP4 Flash Memory Programmer User's Manual	U15260E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

#### **Other Related Documents**

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

# **CONTENTS**

C	HAPTI	ER 1 OUTLINE	17
*	1.1	<b>Expanded-Specification Products and Conventional Products (Standard Products</b>	s, (A)
		Grade Products Only)	17
	1.2	Features	18
	1.3	Applications	19
	1.4	Ordering Information	19
	1.5	Pin Configuration (Top View)	22
	1.6	Kx1 Series Lineup	24
*		1.6.1 78K0/Kx1, 78K0/Kx1+ product lineup	24
*		1.6.2 V850ES/Kx1, V850ES/Kx1+ product lineup	27
	1.7	Block Diagram	30
	1.8	Outline of Functions	31
C	HAPTI	ER 2 PIN FUNCTIONS	
	2.1	Pin Function List	
	2.2	Description of Pin Functions	37
		2.2.1 P00 to P03 (port 0)	37
		2.2.2 P10 to P17 (port 1)	37
		2.2.3 P20 to P27 (port 2)	38
		2.2.4 P30 to P33 (port 3)	38
		2.2.5 P60 to P63 (port 6)	39
		2.2.6 P70 to P77 (port 7)	39
		2.2.7 P120 (port 12)	39
		2.2.8 P130 (port 13)	39
		2.2.9 P140 (port 14)	39
		2.2.10 AVREF	40
		2.2.11 AVss	40
		2.2.12 RESET	40
		2.2.13 REGC	40
		2.2.14 X1 and X2	40
		2.2.15 XT1 and XT2	40
		2.2.16 VDD and EVDD.	40
		2.2.17 Vss and EVss	40
		2.2.18 VPP (flash memory versions only)	40
		2.2.19 IC (mask ROM versions only)	
	2.3	Pin I/O Circuits and Recommended Connection of Unused Pins	42
_			
С		ER 3 CPU ARCHITECTURE	
	3.1	Memory Space	
		3.1.1 Internal program memory space	
		3.1.2 Internal data memory space	
		3.1.3 Special function register (SFR) area	
		3.1.4 Data memory addressing	
	3.2	Processor Registers	
		3.2.1 Control registers	
		3.2.2. General-nurnose registers	62

	3.2.3	Special function registers (SFRs)	63
3.3	Instru	ction Address Addressing	67
	3.3.1	Relative addressing	67
	3.3.2	Immediate addressing	68
	3.3.3	Table indirect addressing	69
	3.3.4	Register addressing	69
3.4	Opera	and Address Addressing	70
	3.4.1	Implied addressing	70
	3.4.2	Register addressing	71
	3.4.3	Direct addressing	72
	3.4.4	Short direct addressing	73
	3.4.5	Special function register (SFR) addressing	74
	3.4.6	Register indirect addressing	75
	3.4.7	Based addressing	76
	3.4.8	Based indexed addressing	77
	3.4.9	Stack addressing	78
		PORT FUNCTIONS	
4.1		- unctions	
4.2		Configuration	
	4.2.1	Port 0	
	4.2.2	Port 1	
	4.2.3	Port 2	
	4.2.4	Port 3	
	4.2.5	Port 6	
	4.2.6	Port 7	
	4.2.7	Port 12	
	4.2.8	Port 13	
	4.2.9	Port 14	
4.3	•	sters Controlling Port Function	
4.4		Function Operations	
	4.4.1	Writing to I/O port	
	4.4.2	Reading from I/O port	
	4.4.3	Operations on I/O port	102
CHADT	ED E	CLOCK GENERATOR	102
СПАР II 5.1		tions of Clock Generator	
5.1 5.2		guration of Clock Generatorguration of Clock Generator	
5.2		sters Controlling Clock Generator	
5.4	•	em Clock Oscillator	
3.4	5.4.1	X1 oscillator	
	5.4.1	Subsystem clock oscillator	
	5.4.2	When subsystem clock is not used	
	5.4.4	Internal oscillator	
	5.4.5	Prescaler	
5.5		Generator Operation	
5.6		Required to Switch Between Internal Oscillation Clock and X1 Input Clock	
5.7		Required for CPU Clock Switchover	

5.8	Clock Switching Flowchart and Register Setting	125
	5.8.1 Switching from internal oscillation clock to X1 input clock	125
	5.8.2 Switching from X1 input clock to internal oscillation clock	126
	5.8.3 Switching from X1 input clock to subsystem clock	127
	5.8.4 Switching from subsystem clock to X1 input clock	128
	5.8.5 Register settings	129
CHAPT	ER 6 16-BIT TIMER/EVENT COUNTER 00	130
6.1	Functions of 16-Bit Timer/Event Counter 00	
6.2	Configuration of 16-Bit Timer/Event Counter 00	
6.3	Registers Controlling 16-Bit Timer/Event Counter 00	
6.4	Operation of 16-Bit Timer/Event Counter 00	141
	6.4.1 Interval timer operation	141
	6.4.2 PPG output operations	144
	6.4.3 Pulse width measurement operations	147
	6.4.4 External event counter operation	155
	6.4.5 Square-wave output operation	158
	6.4.6 One-shot pulse output operation	160
6.5	Cautions for 16-Bit Timer/Event Counter 00	165
CHAPT	ER 7 8-BIT TIMER/EVENT COUNTERS 50 AND 51	168
7.1	Functions of 8-Bit Timer/Event Counters 50 and 51	
7.2	Configuration of 8-Bit Timer/Event Counters 50 and 51	
7.3	Registers Controlling 8-Bit Timer/Event Counters 50 and 51	
7.4	Operations of 8-Bit Timer/Event Counters 50 and 51	
	7.4.1 Operation as interval timer	
	7.4.2 Operation as external event counter	
	7.4.3 Square-wave output operation	
	7.4.4 PWM output operation	
7.5	Cautions for 8-Bit Timer/Event Counters 50 and 51	
СНАРТІ	ER 8 8-BIT TIMERS HO AND H1	186
8.1	Functions of 8-Bit Timers H0 and H1	
8.2	Configuration of 8-Bit Timers H0 and H1	
8.3	Registers Controlling 8-Bit Timers H0 and H1	
8.4	Operation of 8-Bit Timers H0 and H1	
	8.4.1 Operation as interval timer/square-wave output	
	8.4.2 Operation as PWM output mode	
	8.4.3 Carrier generator mode operation (8-bit timer H1 only)	
СНАРТ	ER 9 WATCH TIMER	212
9.1	Functions of Watch Timer	
9.2	Configuration of Watch Timer	
9.3	Register Controlling Watch Timer	
9.4	Watch Timer Operations	
J. <del>7</del>	9.4.1 Watch timer operation	
	9.4.2 Interval timer operation	
9.5	Cautions for Watch Timer	

CHAPTE	ER 10 WATCHDOG TIMER	219
10.1	Functions of Watchdog Timer	219
10.2	Configuration of Watchdog Timer	221
10.3	Registers Controlling Watchdog Timer	222
10.4	Operation of Watchdog Timer	225
	10.4.1 Watchdog timer operation when "Internal oscillator cannot be stopped" is selected	
	by mask option	225
	10.4.2 Watchdog timer operation when "Internal oscillator can be stopped by software" is selected	
	by mask option	226
	10.4.3 Watchdog timer operation in STOP mode (when "Internal oscillator can be stopped	
	by software" is selected by mask option)	227
	10.4.4 Watchdog timer operation in HALT mode (when "Internal oscillator can be stopped	
	by software" is selected by mask option)	229
	ER 11 CLOCK OUTPUT CONTROLLER	
	Functions of Clock Output Controller	
	Configuration of Clock Output Controller	
	Registers Controlling Clock Output Controller	
11.4	Clock Output Controller Operations	232
	ER 12 A/D CONVERTER	
	Functions of A/D Converter	
	Configuration of A/D Converter	
	Registers Used in A/D Converter	
12.4	A/D Converter Operations	
	12.4.1 Basic operations of A/D converter	
	12.4.2 Input voltage and conversion results	
	12.4.3 A/D converter operation mode	
	How to Read A/D Converter Characteristics Table	
12.6	Cautions for A/D Converter	249
	ER 13 SERIAL INTERFACE UARTO	
	Functions of Serial Interface UART0	
	Configuration of Serial Interface UARTO	
	Registers Controlling Serial Interface UART0	
13.4	Operation of Serial Interface UART0	
	13.4.1 Operation stop mode	
	13.4.2 Asynchronous serial interface (UART) mode	
	13.4.3 Dedicated baud rate generator	270
_	ER 14 SERIAL INTERFACE UART6	_
	Configuration of Serial Interface UART6	
	Registers Controlling Serial Interface UART6  Operation of Serial Interface UART6	
14.4	14.4.1 Operation stop mode	
	14.4.1 Operation stop mode	
	14.4.2 Asynchronous serial interface (OART) mode	291 306
	CH HO COCOCATEC CADO TATE CECTETATOL	מעור.

CHAPTE	ER 15 SERIAL INTERFACE CSI10	313
15.1	Functions of Serial Interface CSI10	313
15.2	Configuration of Serial Interface CSI10	313
15.3	Registers Controlling Serial Interface CSI10	315
15.4	Operation of Serial Interface CSI10	318
	15.4.1 Operation stop mode	318
	15.4.2 3-wire serial I/O mode	319
CHAPTE	ER 16 INTERRUPT FUNCTIONS	327
	Interrupt Function Types	
	Interrupt Sources and Configuration	
16.3	Registers Controlling Interrupt Functions	332
16.4	Interrupt Servicing Operations	338
	16.4.1 Maskable interrupt request acknowledgment	338
	16.4.2 Software interrupt request acknowledgment	340
	16.4.3 Multiple interrupt servicing	341
	16.4.4 Interrupt request hold	344
CHAPTE	R 17 KEY INTERRUPT FUNCTION	345
17.1	Functions of Key Interrupt	345
17.2	Configuration of Key Interrupt	345
17.3	Register Controlling Key Interrupt	346
	ER 18 STANDBY FUNCTION	
18.1	Standby Function and Configuration	
	18.1.1 Standby function	
	18.1.2 Registers controlling standby function	
18.2	Standby Function Operation	
	18.2.1 HALT mode	
	18.2.2 STOP mode	356
	R 19 RESET FUNCTION	
19.1	Register for Confirming Reset Source	366
CHAPTE	ER 20 CLOCK MONITOR	367
20.1	Functions of Clock Monitor	367
20.2	Configuration of Clock Monitor	367
20.3	Register Controlling Clock Monitor	368
20.4	Operation of Clock Monitor	369
CHAPTE	ER 21 POWER-ON-CLEAR CIRCUIT	374
21.1	Functions of Power-on-Clear Circuit	374
21.2	Configuration of Power-on-Clear Circuit	375
21.3	Operation of Power-on-Clear Circuit	375
	Cautions for Power-on-Clear Circuit	
СНАРТЕ	ER 22 LOW-VOLTAGE DETECTOR	378

22.5 Cautions for Low-Voltage Detector	
23.1 Outline           CHAPTER 24 MASK OPTIONS           25.1 Internal Memory Size Switching Register           25.2 Writing with Flash Programmer           25.3 Programming Environment           25.4 Communication Mode           25.5 Connection of Pins on Board           25.5.1 VPP pin           25.5.2 Serial interface pins           25.5.3 RESET pin           25.5.4 Port pins           25.5.5 REGC pin           25.5.6 Other signal pins           25.5.7 Power supply           25.6.1 Controlling flash memory           25.6.2 Flash memory programming mode           25.6.3 Selecting communication mode           25.6.4 Communication commands           CHAPTER 26 INSTRUCTION SET           26.1 Operand identifiers and specification methods           26.1.2 Description of operation column           26.1.3 Description of flag operation column           26.2 Operation List           26.3 Instructions Listed by Addressing Type	
CHAPTER 24 MASK OPTIONS  CHAPTER 25 μPD78F0124	
CHAPTER 25 μPD78F0124	
25.1 Internal Memory Size Switching Register 25.2 Writing with Flash Programmer	
25.2 Writing with Flash Programmer	
25.3 Programming Environment	
25.4 Communication Mode 25.5 Connection of Pins on Board 25.5.1 VPP pin	
25.5 Connection of Pins on Board	
25.5.1 VPP pin	
25.5.2 Serial interface pins	
25.5.3 RESET pin	
25.5.4 Port pins 25.5.5 REGC pin 25.5.6 Other signal pins. 25.5.7 Power supply.  25.6 Programming Method. 25.6.1 Controlling flash memory. 25.6.2 Flash memory programming mode. 25.6.3 Selecting communication mode. 25.6.4 Communication commands.  CHAPTER 26 INSTRUCTION SET. 26.1 Conventions Used in Operation List. 26.1.1 Operand identifiers and specification methods. 26.1.2 Description of operation column. 26.1.3 Description of flag operation column. 26.1.4 Operation List. 26.5 Instructions Listed by Addressing Type.  CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCT)	
25.5.5 REGC pin	
25.5.6 Other signal pins	
25.6.7 Power supply	
25.6.1 Controlling flash memory	
25.6.1 Controlling flash memory	
25.6.2 Flash memory programming mode	
25.6.3 Selecting communication mode	
25.6.4 Communication commands  CHAPTER 26 INSTRUCTION SET  26.1 Conventions Used in Operation List  26.1.1 Operand identifiers and specification methods  26.1.2 Description of operation column  26.1.3 Description of flag operation column  26.2 Operation List  26.3 Instructions Listed by Addressing Type  CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCT	
26.1 Conventions Used in Operation List	
26.1 Conventions Used in Operation List	
26.1.1 Operand identifiers and specification methods	
26.1.2 Description of operation column  26.1.3 Description of flag operation column  26.2 Operation List  26.3 Instructions Listed by Addressing Type  CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCT	
26.2 Operation List	
26.2 Operation List	
26.3 Instructions Listed by Addressing Type  CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCT	
•	
	, , ,
CHAPTER 28 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCT PRODUCTS) (CONVENTIONAL PRODUCTS)	
CHAPTER 29 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCT	`S)

CHAPTER 31 PACKAGE DRAWING	495
CHAPTER 32 RECOMMENDED SOLDERING CONDITIONS	496
CHAPTER 33 CAUTIONS FOR WAIT	498
33.1 Cautions for Wait	498
33.2 Peripheral Hardware That Generates Wait	499
33.3 Example of Wait Occurrence	500
APPENDIX A DEVELOPMENT TOOLS	501
A.1 Software Package	
A.2 Language Processing Software	505
A.3 Control Software	506
A.4 Flash Memory Writing Tools	506
A.5 Debugging Tools (Hardware)	507
A.5.1 When using in-circuit emulator IE-78K0-NS or IE-78K0-NS-A	507
A.5.2 When using in-circuit emulator IE-78K0K1-ET	508
★ A.5.3 When using in-circuit emulator QB-78K0KX1H	509
A.6 Debugging Tools (Software)	510
APPENDIX B NOTES ON TARGET SYSTEM DESIGN	511
B.1 When Using IE-78K0-NS, IE-78K0-NS-A, or IE-78K0K1-ET	511
* B.2 When Using QB-78K0KX1H	513
APPENDIX C REGISTER INDEX	514
C.1 Register Index (In Alphabetical Order with Respect to Register Names)	514
C.2 Register Index (In Alphabetical Order with Respect to Register Symbol)	517
* APPENDIX D LIST OF CAUTIONS	520
APPENDIX E REVISION HISTORY	540
E.1 Major Revisions in This Edition	540
* E.2 Revision History up to Previous Edition	542

#### **CHAPTER 1 OUTLINE**

# \* 1.1 Expanded-Specification Products and Conventional Products (Standard Products, (A) Grade Products Only)

The expanded-specification products and conventional products refer to the following products.

Expanded-specification products: Products with a rank<sup>Note</sup> E or after

 Mask ROM versions for which orders were received at the end of May 2004 or thereafter

 Flash memory versions for which orders were received at the end of August 2004 or thereafter

Conventional products: Products with rank<sup>Note</sup> I or K

• Products other than the above expanded-specification products

Note The rank is indicated by the 5th digit from the left in the 3rd column (lot number) marked on the package.

Lot number

Year Week code code

Rank

Expanded-specification products and conventional products of standard products and (A) grade products differ in operating frequency ratings. The differences are shown in Table 1-1.

Table 1-1. Differences Between Expanded-Specification Products and Conventional Products of Standard Products and (A) Grade Products

Guaranteed Operating	Supply Voltage (VDD)								
Speed (Minimum Instruction Execution Time)	Conventional Products (Rank: I, K)	Expanded-Specification Products (Rank: E or After)							
12 MHz (0.166 <i>μ</i> s)	Not used	4.0 to 5.5 V							
10 MHz (0.2 <i>μ</i> s)	4.0 to 5.5 V	3.5 to 4.0 V							
8.38 MHz (0.238 μs)	3.3 to 4.0 V	3.0 to 3.5 V							
5 MHz (0.4 <i>μ</i> s)	2.7 to 3.3 V	2.5 to 3.0 V							

- Cautions 1. The specifications of the peripheral functions (timer, serial interface, A/D converter, etc.) are conventional when operating at V<sub>DD</sub> = 2.7 to 5.5 V. Therefore, to select the count clock or base clock of a peripheral function, satisfy the following conditions.
  - V<sub>DD</sub> = 4.0 to 5.5 V: Count clock or base clock ≤ 10 MHz
  - VDD = 3.3 to 4.0 V: Count clock or base clock ≤ 8.38 MHz
  - V<sub>DD</sub> = 2.7 to 3.3 V: Count clock or base clock ≤ 5 MHz
  - V<sub>DD</sub> = 2.5 to 2.7 V: Count clock or base clock ≤ 2.5 MHz
  - 2. Rewrite the flash memory in the ranges of fx = 2 to 10 MHz and  $V_{DD} = 2.7$  to 5.5 V as ever.

#### 1.2 Features

- ★ O Minimum instruction execution time can be changed from high speed (0.166  $\mu$ s: @ 12 MHz operation with X1 input clock) to ultra low-speed (122  $\mu$ s: @ 32.768 kHz operation with subsystem clock)
  - O General-purpose register: 8 bits × 32 registers (8 bits × 8 registers × 4 banks)
  - O ROM, RAM capacities

li	tem	Program Memory (ROM)					
Part Number							
μPD780121	Mask ROM	8 KB	512 bytes				
μPD780122		16 KB					
μPD780123		24 KB	1024 bytes				
μPD780124		32 KB					
μPD78F0124	Flash memory	32 KB <sup>Note</sup>	1024 bytes <sup>Note</sup>				

**Note** The internal flash memory and internal high-speed RAM capacities can be changed using the internal memory size switching register (IMS).

- O On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- O Short startup is possible via the CPU default start using the internal oscillator
- O On-chip clock monitor function using internal oscillator
- O On-chip watchdog timer (operable with internal oscillation clock)
- O On-chip key interrupt function
- O On-chip clock output controller
- O On-chip regulator
- O I/O ports: 39 (N-ch open drain: 4)
- O Timer: 7 channels
- O Serial interface: 2 channels
  - (UART (LIN (Local Interconnect Network)-bus supported): 1 channel, CSI/UARTNote 1: 1 channel)
- O 10-bit resolution A/D converter: 8 channels
- ★ O Supply voltage: VDD = 2.5 to 5.5 V<sup>Notes 2, 3</sup> (expanded-specification products of standard products and (A) grade products)

 $V_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V}^{\text{Notes 2, 3}}$  (conventional products of standard products and (A) grade products)

 $V_{DD} = 3.3 \text{ to } 5.5 \text{ V}^{\text{Note 3}}$  ((A1) grade products, (A2) grade products)

O Operating ambient temperature: T<sub>A</sub> = -40 to +85°C (standard product, (A) grade product)

 $T_A = -40$  to  $+105^{\circ}$ C (flash memory version of (A1) grade product)  $T_A = -40$  to  $+110^{\circ}$ C (mask ROM version of (A1) grade product)  $T_A = -40$  to  $+125^{\circ}$ C (mask ROM version of (A2) grade product)

**Notes 1.** Select either of the functions of these alternate-function pins.

- 2. Use the product in a voltage range of 3.0 to 5.5 V when the detection voltage (VPOC) of the power-on-clear (POC) circuit is 2.85 V ±0.15 V.
- ★ 3. Use the product in a voltage range of 3.7 to 5.5 V when the detection voltage (V<sub>POC</sub>) of the power-on-clear (POC) circuit is 3.5 V ±0.2 V.

### 1.3 Applications

- O Automotive equipment
  - System control for body electricals (power windows, keyless entry reception, etc.)
  - Sub-microcontrollers for control
- O Home audio, car audio
- O AV equipment
- O PC peripheral equipment (keyboards, etc.)
- O Household electrical appliances
  - · Outdoor air conditioner units
  - Microwave ovens, electric rice cookers
- O Industrial equipment
  - Pumps
  - · Vending machines
  - FA (Factory Automation)

#### **\*** 1.4 Ordering Information

#### (1) Mask ROM versions

Part Number	Package	Quality Grade	
$\mu$ PD780121GB-xxx-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD780122GB- $\times$ $\times$ -8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
μPD780123GB-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
μPD780124GB-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD780121GB- $\times$ $\times$ -8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
μPD780122GB-×××-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
μPD780123GB-×××-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD780124GB- $\times$ $\times$ -8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD780121GB(A)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780122GB(A)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780123GB(A)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780124GB(A)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780121GB(A1)-xxx-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780122GB(A1)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
μPD780123GB(A1)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780124GB(A1)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780121GB(A2)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780122GB(A2)-xxx-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780123GB(A2)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD780124GB(A2)-×××-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	

Remarks 1. xxx indicates ROM code suffix.

2. Products that have the part numbers suffixed by "-A" are lead-free products.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

### (2) Flash memory versions

Part Number	Package	Quality Grade	
μPD78F0124M1GB-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M2GB-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
μPD78F0124M3GB-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M4GB-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M5GB-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M6GB-8ET	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M1GB-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M2GB-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M3GB-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M4GB-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M5GB-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M6GB-8ET-A	52-pin plastic LQFP (10 $\times$ 10)	Standard	
$\mu$ PD78F0124M1GB(A)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD78F0124M2GB(A)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
μPD78F0124M3GB(A)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
μPD78F0124M4GB(A)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD78F0124M5GB(A)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD78F0124M6GB(A)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD78F0124M1GB(A1)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
$\mu$ PD78F0124M2GB(A1)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
μPD78F0124M5GB(A1)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	
μPD78F0124M6GB(A1)-8ET	52-pin plastic LQFP (10 $\times$ 10)	Special	

**Remark** Products that have the part numbers suffixed by "-A" are lead-free products.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

Mask ROM versions (µPD780121, 780122, 780123, and 780124) include mask options. When ordering, it is possible to select "Power-on-clear (POC) circuit can be used/cannot be used", "Internal oscillator can be stopped/cannot be stopped by software" and "Pull-up resistor incorporated/not incorporated in 1-bit units (P60 to P63 pins)".


Flash memory versions corresponding to the mask options of the mask ROM versions are as follows.

Table 1-2. Flash Memory Versions Corresponding to Mask Options of Mask ROM Versions

Mas	k Option	Flash Memory Versions
POC Circuit	Internal Oscillator	(Part Number)
POC cannot be used	Cannot be stopped	μPD78F0124M1GB-8ET μPD78F0124M1GB-8ET-A μPD78F0124M1GB(A)-8ET μPD78F0124M1GB(A1)-8ET
	Can be stopped by software	μPD78F0124M2GB-8ET μPD78F0124M2GB-8ET-A μPD78F0124M2GB(A)-8ET μPD78F0124M2GB(A1)-8ET
POC used (V <sub>POC</sub> = 2.85 V ±0.15 V)	Cannot be stopped	μPD78F0124M3GB-8ET μPD78F0124M3GB-8ET-A μPD78F0124M3GB(A)-8ET
	Can be stopped by software	μPD78F0124M4GB-8ET μPD78F0124M4GB-8ET-A μPD78F0124M4GB(A)-8ET
POC used (V <sub>POC</sub> = 3.5 V ±0.2 V)	Cannot be stopped	μPD78F0124M5GB-8ET μPD78F0124M5GB-8ET-A μPD78F0124M5GB(A)-8ET μPD78F0124M5GB(A1)-8ET
	Can be stopped by software	μPD78F0124M6GB-8ET μPD78F0124M6GB-8ET-A μPD78F0124M6GB(A)-8ET μPD78F0124M6GB(A1)-8ET

### 1.5 Pin Configuration (Top View)

• 52-pin plastic LQFP (10 × 10)



Cautions 1. Connect the IC (Internally Connected) pin directly to Vss.

- 2. Connect the AVss pin to Vss.
- 3. Connect the REGC pin as follows.

	Standard Product and (A) Grade Product	(A1) Grade Product and (A2) Grade Product
When regulator is used	Connect to Vss via a capacitor (1 $\mu$ F: recommended)	- (Regulator cannot be used.)
When regulator is not used	Connect directly to VDD	

4. Connect the VPP pin to EVss or Vss during normal operation.

**Remark** Figures in parentheses apply to the  $\mu$ PD78F0124.

#### Pin Identification

ANI0 to ANI7: Analog input PCL: Programmable clock output

AV<sub>REF</sub>: Analog reference voltage REGC: Regulator capacitance

AVss: Analog ground RESET: Reset

EVDD: Power supply for port RxD0, RxD6: Receive data

EVss: Ground for port SCK10: Serial clock input/output

IC: Internally connected SI10: Serial data input INTP0 to INTP6: External interrupt input SO10: Serial data output

KR0 to KR7: Key return TI000, TI010, TI51: Timer input

P00 to P03: Port 0 T000, T050, T051,

 P10 to P17:
 Port 1
 TOH0, TOH1:
 Timer output

 P20 to P27:
 Port 2
 TxD0, TxD6:
 Transmit data

 P30 to P33:
 Port 3
 Vpd:
 Power supply

P60 to P63: Port 6 VPP: Programming power supply


P70 to P77: Port 7 Vss: Ground

P120: Port 12 X1, X2: Crystal oscillator (X1 input clock)

P130: Port 13 XT1, XT2: Crystal oscillator (Subsystem clock)
P140: Port 14

#### \* 1.6 Kx1 Series Lineup

#### 1.6.1 78K0/Kx1, 78K0/Kx1+ product lineup



**Note** Product with on-chip debug function

The list of functions in the 78K0/Kx1 is shown below.

Part Number Item			r 78K0/KB1 78K0/KC1					7	78K0/KD1			78	3K0/K	E1		78	F1	
Number o	of pins	3	2 pins		4	l4 pin	s		52 pin	s		6	8	80 pins				
Internal	Mask ROM	8		_	8/						48/	_	24/ 48/		Ĭ _			
memory	WIGOR FIGURE		24		16	32		16			16	32		60		32	60	
(KB)	Elach mamon			24		0_	32			32		0_	32	-	60			60
` '	Flash memory RAM	0.5			0.5	- 		0.5	_	1	0.5	<del>-</del>	32 1	Η		4	_	
Daa.r. a		0.5	0.75		0.5		1			1			ı	ļ .	2	1		2
	pply voltage	0.166 μs (when 12 MHz, V <sub>DD</sub> =							V <sub>DD</sub> = 2.5 to 5.5 V <sup>Notes 1, 2</sup> <connect pin="" regc="" to="" v<sub="">DD&gt;</connect>									
Minimum instruction execution time			4.0 to 5.5 V) 0.2 μs (when 10 MHz, V <sub>DD</sub> = 3.5 to 5.5 V)					0.166 $\mu$ s (when 12 MHz, V <sub>DD</sub> = 4.0 to 5.5 V) 0.2 $\mu$ s (when 10 MHz, V <sub>DD</sub> = 3.5 to 5.5 V) 0.238 $\mu$ s (when 8.38 MHz, V <sub>DD</sub> = 3.0 to 5.5 V) 0.4 $\mu$ s (when 5 MHz, V <sub>DD</sub> = 2.5 to 5.5 V)										
		to 5.5	o 5.5 V)															
Clock	X1 input								2 to	12 N	1Hz							
	Subclock		_									8 kHz	:					
	Internal oscillation								240	kHz (1	TYP.)					_		
Port	CMOS I/O		17			19			26				38				54	
	CMOS input		4									8						
	CMOS output							1										
	N-ch open-drain I/O	-										4						
Timer	16 bits (TM0)				1 ch 2 ch 1 ch									2	ch			
	8 bits (TM5)		1 ch								2	ch						
	8 bits (TMH)									2 ch								
	For watch		_								1	ch						
	WDT	<u>'</u>								1 ch								
Serial	3-wire CSI <sup>Note 3</sup>					1	ch				2 ch					1 ch	2	ch
interface	Automatic transmit/																1 ch	
	receive 3-wire CSI																	
	UART <sup>Note 3</sup>	_						1 ch										
	UART supporting LIN-bus									1 ch								
10-bit A/D	) converter		4 ch								8	ch						
Interrupt			6			7			8				9				9	
•	Internal	11	12				1	5			16		1	19		17	2	20
Key return	n input		_			4 ch							8 ch					
Reset	RESET pin								Р	rovide	ed							
	POC				2.85	5 V ±0	0.15 V	//3.5	V ±0.2	0 V (s	elect	able b	y mas	sk opt	ion)			
	LVI	2.8	5 V/3.1	V/									_			e by s	oftwai	re)
	Clock monitor									rovide				`				
	WDT									rovide								
Clock out	put/buzzer output			-	_			CI	ock ou	tput				Prov	/ided			
Multiplier/	/divider							1	Only			16 hi	ts y 1	6 hite	32 h	its ÷ 1	6 hite	
ROM corr								_			1	.55	.5 /\ 1		/ided		_	
									на т	STO	mod	ما		1 100	nucu	1		
Standby function Operating ambient temperature			HALT/STOP mode  Standard products, special (A) grade products: -40 to +85°C  Special (A1) grade products: -40 to +110°C (mask ROM version),  -40 to +105°C (flash memory version)  Special (A2) grade products: -40 to +125°C (mask ROM version)															

- **Notes** 1. Use the product in a voltage range of 3.0 to 5.5 V when the detection voltage (V<sub>POC</sub>) of the power-on-clear (POC) circuit is 2.85 V ±0.15 V.
  - 2. Use the product in a voltage range of 3.7 to 5.5 V when the detection voltage ( $V_{POC}$ ) of the power-on-clear (POC) circuit is 3.5 V  $\pm$ 0.2 V.
  - **3.** Select either of the functions of these alternate-function pins.

The list of functions in the 78K0/Kx1+ is shown below.

Part Number Item		78h	(0/KB1+	78ŀ	(0/KC1+	78k	(0/KD1+		78K0/KE	<b>E1</b> +	78K0/KF1+			
Number o	of pins	3	0 pins	4	4 pins	5	2 pins		64 pin	S	80 pins			
Internal memory	Flash memory	8	16/24	16	24/32	16	24/32	16	24/32	48/60	60			
(KB)	RAM	0.5	0.75	0.5	1	0.5	1	0.5	1	2	2			
Power su	pply voltage		$V_{\text{DD}} = 2.5 \text{ to } 5.5 \text{ V}$ (with internal oscillation clock or subclock: $V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}^{\text{Note 1}}$ )											
Minimum	instruction execution time	0.2 μ 0.238	s (when 10 $\mu$ s (when	MHz, 8.38 I	Hz, VDD = 4 VDD = 3.5 MHz, VDD = VDD = 2.5 t	to 5.5 \ = 3.0 to	V) 5.5 V)							
Clock	Crystal/ceramic		2 to 16 MHz											
	RC		3 to 4	1 MHz					_					
	Subclock		_			1		32.768	3 kHz					
	Internal oscillation						240 kHz (1	ΓΥΡ.)						
Port	CMOS I/O		17		19		26	<u> </u>	38		54			
	CMOS input		4			<u>1</u>	<del></del>	8			1			
	CMOS output		1											
	N-ch open-drain I/O		1											
Timer	•				1 ab			4		0 ah				
Timer	16 bits (TM0)		4 -1-		1 ch				I-	2 ch				
	8 bits (TM5)		1 ch					2 0	n					
	8 bits (TMH)			1			2 ch							
	For watch		_					1 c	:h					
	WDT						1 ch							
interface ,	3-wire CSI <sup>Note 2</sup>	1 ch 2 c							2 ch	<b>r</b>				
	Automatic transmit/ receive 3-wire CSI		<del>-</del>								1 ch			
	UART <sup>Note 2</sup>	-	- 1 ch											
	UART supporting LIN-bus						1 ch							
10-bit A/D	) converter		4 ch					8 0	:h					
Interrupts	External		6		7		8		9		9			
·	Internal	11	12		-	15		16	1	19	20			
Key return	n input		_		4 ch				8 ch		I			
Reset	RESET pin					1	Provide	ed						
	POC				2.1 V	±0.1 \	/ (detection		ge is fixed)					
	LVI		2.35 V/	2.6 V/					<u> </u>	/4.1 V/4.3 V	′ ±0.2 V			
						(sel	ectable by	softwa	re)					
	Clock monitor						Provide	ed						
	WDT						Provide	ed						
Clock out	put/buzzer output			_		Clo	ck output only			Provided				
External b	ous interface					_	-				Provided			
Multiplier/	/divider				_				16 bits × 10	6 bits, 32 bi	ts ÷ 16 bits			
ROM corr	rection					_		•		Provided	_			
	ramming function						Provide	ed						
	vith on-chip debug function													
Standby f		HALT/STOP mode												
	ambient temperature						A = -40  to							
Operaning	ambient temperature						~ <del>- 40</del> 10	-00 U						


Notes 1. Use the product in a voltage range of 2.2 to 5.5 V when the detection voltage ( $V_{POC}$ ) of the power-on-clear (POC) circuit is 2.1 V  $\pm$ 0.1 V.

2. Select either of the functions of these alternate-function pins.

#### 1.6.2 V850ES/Kx1, V850ES/Kx1+ product lineup


- 64-pin plastic LQFP (10 × 10 mm, 0.5 mm pitch)
- 64-pin plastic TQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)

#### V850ES/KE1




- 80-pin plastic TQFP (12 × 12 mm, 0.5 mm pitch)
- 80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)

#### V850ES/KF1




- 100-pin plastic EQFF (14 × 14 mm, 0.5 mm pitch)
- 100-pin plastic QFP (14 × 20 mm, 0.65 mm pitch) V850ES/KG1




 $\bullet$  144-pin plastic LQFP (20  $\times\,20$  mm, 0.5 mm pitch)


#### V850ES/KJ1



#### V850ES/KE1+




#### V850ES/KF1+




Single-power-supply flash memory: 128 KB, RAM: 6 KB

#### V850ES/KG1+



#### V850ES/KJ1+



The list of functions in the V850ES/Kx1 is shown below.

Part Number		V850ES/KE1		V850ES/KF1						V85	0ES/I	KG1	V850ES/KJ1			1	
Number of pins		64 r	oins		8	0 pin	s			1(	00 pir	าร			144	pins	
	Mask ROM	96/128	_	64/	128	- -	256	_	64/	128	- -	256	_	96/	_	256	
memory				96					96					128			
(KB)	Flash memory	-	128	-	-	128	_	256	_	-	128	_	256	_	128	-	256
I	RAM	4	ļ.	4	6	6	•	12	4	6	3	1	6	6	3	•	16
Power supp	ply voltage		$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$														
Minimum in	nstruction execution time						50	ns @	20 N	1Hz							
Clock	X1 input	2 to 10 MHz 32.768 kHz															
-	Subclock						,	32.76	8 kHz	<u> </u>							
	Internal oscillation	<del>-</del>															
Ports	CMOS input	8	3	8							8				1	6	
_	CMOS I/O	4		59							76				1	12	
	N-ch open-drain I/O					2					4	1			6	6	
Timer	16 bits (TMP)	1 (	ch		_		1	ch		_		1 (	ch	_	-	1	ch
_	16 bits (TM0)	1 (	ch			2 ch					4 ch				6	ch	
<u> </u>	8 bits (TM5)	2 ch				2 ch					2 ch				2	ch	
<u> </u>	8 bits (TMH)	2 ch				2 ch					2 ch				2	ch	
L	Interval timer	1 (	ch			1 ch					1 ch				1	ch	
L	For watch	1 ch			1 ch						1 ch				1	ch	
	WDT1	1 ch			1 ch					1 ch					1 ch		
,	WDT2	1 ch			1 ch					1 ch					1 ch		
RTO		6 bits	× 1 ch		6 bits × 1 ch					6 bits × 1 ch					6 bits × 2 ch		
_	CSI	2 (		2 ch					2 ch					3 ch			
interface	Automatic transmit/ receive 3-wire CSI	_			1 ch					2 ch					2 ch		
	UART	2	ch	2 ch					2 ch					3 ch			
	UART supporting LIN-bus	_	-	_					_					-			
!	I <sup>2</sup> C <sup>Note</sup>	1 (	ch			1 ch			1 ch					2 ch			
	Address space	_			1:	28 KE	3			(	3 MB				15	MB	
bus	Address bus	_			16 bits					2	2 bits	3			24	bits	
1	Mode	_		Mul	tiplex	ed m	ode c	nly			Multi	plexe	d/sep	arate	mode	Э	
DMA contro	oller	=		_							_					-	
10-bit A/D	converter	8 0	:h			8 ch					8 ch				16	ch	
8-bit D/A co	onverter	_				_					2 ch				2 (	ch	
Interrupts	External	8				8					8					3	
I	Internal	26	6		26		2	29		31		3	34	4	0	4	13
Key return	input	8 0	h			8 ch					8 ch				8 (	ch	
Reset	RESET pin							Prov	ided								
L	POC						١	lot pr	ovide	d							
<u>[</u>	LVI						١	lot pr	ovide	d							
	Clock monitor				Not provided												
	WDT1			Provided													
,	WDT2							Prov	rided								
ROM corre	ection	4 points															
Regulator		Not pro	ovided							Prov	vided						
Standby fu	nction				Н	ALT/	DLE	STO!	P/sub	-IDLE	mod	de					
Operating	ambient temperature						Ta =	-40	to +8	5°C							


**Note** Provided in the Y version only.

The list of functions in the V850ES/Kx1+ is shown below.

Item	Part Number	V850E	S/KE1+	V8	50ES/KI	=1+	V850E	S/KG1+	V850E	S/KJ1+	
Number o	f pins	64 p	oins		80 pins		100	pins	144	pins	
Internal	Mask ROM	96/128	-	128	256	-	128/256	_	128/256	_	
memory	Flash memory	_	128	_	_	256	-	256	_	256	
(KB)	RAM	4	ļ	6	1	12	6	16	6	16	
Power sup	pply voltage			•	,	V <sub>DD</sub> = 2.7	' to 5.5 V				
Minimum	instruction execution time				,	50 ns @	20 MHz				
Clock	X1 input					2 to 1	0 MHz				
	Subclock					32.76	8 kHz				
	Internal oscillation					240 kH	z (TYP.)				
Ports	CMOS input	8	3		8		1	8	10	6	
	CMOS I/O	4	3		59		7	'6	11	2	
	N-ch open-drain I/O	1			2			4	6		
Timer	16 bits (TMP)	1 (	ch		1 ch		1 (	ch	1 c	h	
	16 bits (TM0)	1 (		2 ch		4 (	ch	6 c	h		
	8 bits (TM5)	2 (	ch		2 ch		2 (	ch	2 0	h	
	8 bits (TMH)	2 (	ch		2 ch		2 (	ch	2 0	h	
	Interval timer	1 (		1 ch		1 (	ch	1 c	h		
	For watch	1 (	ch		1 ch		1 (	ch	1 c	:h	
	WDT1	1 (		1 ch		1 (		1 c			
	WDT2	1 (			1 ch			ch	1 c		
RTO		6 bits	6	bits × 1	ch	6 bits	×1 ch	6 bits	× 2 ch		
Serial	CSI	2 (		2 ch		2 (		3 ch			
r	Automatic transmit/ receive 3-wire CSI	-			1 ch		2 (	ch	2 0	ch	
	UART	1 (	ch		1 ch		1	ch	2 0	h	
	UART supporting LIN-bus	1 (	ch		1 ch		1	ch	1 ch		
	I <sup>2</sup> C <sup>Note</sup>	1 (		1 ch			ch	2 0			
External .	Address space	_			128 KB		3 N	<b>ЛВ</b>	15	MB	
bus	Address bus				16 bits		22	bits	24 bits		
	Mode	_		Multiple	exed mo	de only	N	fultiplexed/s	eparate mod	е	
DMA cont		_			-		4	ch	4 (	ch	
	converter	8 0	h		8 ch		8 (		16		
8-bit D/A					_		2 (		2 0		
Interrupts		9			9			9	9		
	Internal	27			30			2	4		
Key return		8 0	:h		8 ch		8 (	ch	8 0	:h	
Reset	RESET pin						rided				
	POC		·				7 V or lower				
	LVI	3.1 V/	ა.ა v ±0.1						table by soft	ware)	
	Clock monitor			Prov	ided (mo		by internal	oscillator)			
	WDT1						rided				
DOM:	WDT2						rided				
ROM corr		4 points  Not provided Provided									
Regulator		NOT pro	ovidea	<del></del>	1A1 T/ID1	ECTO					
Standby f				F			P/sub-IDLE to +85°C	moue			
	ambient temperature					n = <del>-4</del> 0	10 TOO O				

**Note** Provided in the Y version only.

### 1.7 Block Diagram



**Remark** Items in parentheses are available in the  $\mu$ PD78F0124.

### 1.8 Outline of Functions

(1/2)

		_		_	1	(1/2	
Item		μPD780121	μPD780122	μPD780123	μPD780124	μPD78F0124	
Internal	Mask ROM	8 K	16 K	24 K	32 K	_	
memory	Flash memory		_		_		
(bytes)	High-speed RAM	512	512			1 K <sup>Note</sup>	
	Expansion RAM			_			
Memory spa	ace	64 KB					
X1 input clo	ock (oscillation frequency)	Ceramic/cryst	al/external clock os	scillation			
Expanded-specification products of standard products and (A) grade products		<ul> <li>REGC pin is connected directly to V<sub>DD</sub></li> <li>2 to 12 MHz: V<sub>DD</sub> = 4.0 to 5.5 V, 2 to 10 MHz: V<sub>DD</sub> = 3.5 to 5.5 V,</li> <li>2 to 8.38 MHz: V<sub>DD</sub> = 3.0 to 5.5 V, 2 to 5 MHz: V<sub>DD</sub> = 2.5 to 5.5 V</li> <li>1 μF capacitor is connected to REGC pin</li> <li>2 to 8.38 MHz: V<sub>DD</sub> = 4.0 to 5.5 V</li> </ul>					
stand	entional products of lard products and (A) products	<ul> <li>REGC pin is connected directly to V<sub>DD</sub>         2 to 10 MHz: V<sub>DD</sub> = 4.0 to 5.5 V, 2 to 8.38 MHz: V<sub>DD</sub> = 3.3 to 5.5 V,         2 to 5 MHz: V<sub>DD</sub> = 2.7 to 5.5 V     </li> <li>1 μF capacitor is connected to REGC pin</li> <li>2 to 8.38 MHz: V<sub>DD</sub> = 4.0 to 5.5 V</li> </ul>					
(A1) (	grade products	REGC pin is connected directly to V <sub>DD</sub> 2 to 10 MHz: V <sub>DD</sub> = 4.5 to 5.5 V, 2 to 8.38 MHz: V <sub>DD</sub> = 4.0 to 5.5 V,     2 to 5 MHz: V <sub>DD</sub> = 3.3 to 5.5 V					
(A2) (	grade products	• REGC pin is connected directly to V <sub>DD</sub> 2 to 8.38 MHz: V <sub>DD</sub> = 4.0 to 5.5 V, 2 to 5 MHz: V <sub>DD</sub> = 3.3 to 5.5 V					
Internal oscillation clock (oscillation frequency)		Internal oscillation (240 kHz (TYP.): VDD = 2.5 to 5.5 V)					
Subsystem (oscillation f		Crystal/external clock oscillation (32.768 kHz: V <sub>DD</sub> = 2.5 to 5.5 V)					
General-pur	rpose registers	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)					
Minimum in	struction execution time	$0.166 \ \mu \text{s}/0.333 \ \mu \text{s}/0.666 \ \mu \text{s}/1.333 \ \mu \text{s}/2.666 \ \mu \text{s}$ (X1 input clock: @ fxp = 12 MHz operation)					
		8.3 $\mu$ s/16.6 $\mu$ s/33.2 $\mu$ s/66.4 $\mu$ s/132.8 $\mu$ s (TYP.) (Internal oscillation clock: @ f <sub>R</sub> = 240 kHz (TYP.) operation)					
		122 $\mu$ s (subsystem clock: @ fxt = 32.768 kHz operation)					
Instruction set		<ul> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulate (set, reset, test, and Boolean operation)</li> <li>BCD adjust, etc.</li> </ul>					
I/O ports		Total:	3	9			
		CMOS I/O       26         CMOS input       8         CMOS output       1         N-ch open-drain I/O       4					
Timers		<ul><li>8-bit timer/e</li><li>8-bit timer:</li><li>Watch timer</li></ul>	<ul> <li>16-bit timer/event counter: 1 channel</li> <li>8-bit timer/event counter: 2 channels</li> <li>8-bit timer: 2 channels</li> <li>Watch timer: 1 channel</li> <li>Watchdog timer: 1 channel</li> </ul>				
	Timer outputs	5 (PWM outpu	ut: 4)				

**Note** The internal flash memory capacity and internal high-speed RAM capacity can be changed using the internal memory size switching register (IMS).

(2/2)

Item		μPD780121	μPD780122	μPD780123	μPD780124	μPD78F0124		
Clock output		<ul> <li>78.125 kHz, 156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (X1 input clock: @10 MHz operation)</li> <li>32.768 kHz (subsystem clock: @32.768 kHz operation)</li> </ul>						
A/D converter		10-bit resolution × 8 channels						
Serial interface			UART mode supporting LIN-bus: 1 channel     3-wire serial I/O mode/UART mode <sup>Note 1</sup> : 1 channel					
Vectored interrupt Internal		15						
sources	External	8	8					
Key interrupt		Key interrupt (INTKR) occurs by detecting falling edge of key input pins (KR0 to KR7).						
Reset		<ul> <li>Reset using RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by clock monitor</li> <li>Internal reset by power-on-clear</li> <li>Internal reset by low-voltage detector</li> </ul>						
Supply voltage		<ul> <li>Expanded-specification products of standard products and (A) grade products:         VDD = 2.5 to 5.5 V<sup>Notes 2, 3</sup></li> <li>Conventional products of standard products and (A) grade products:         VDD = 2.7 to 5.5 V<sup>Notes 2, 3</sup></li> <li>(A1) grade products, (A2) grade products: VDD = 3.3 to 5.5 V<sup>Note 3</sup></li> </ul>						
Operating ambient	temperature	<ul> <li>Standard products, (A) grade products: T<sub>A</sub> = -40 to +85°C</li> <li>(A1) grade products: T<sub>A</sub> = -40 to +110°C (mask ROM versions), -40 to +105°C (flash memory versions)</li> <li>(A2) grade products: T<sub>A</sub> = -40 to +125°C (mask ROM versions)</li> </ul>						
Package		52-pin plastic LQFP (10 × 10)						

- **Notes 1.** Select either of the functions of these alternate-function pins.
- ★ 2. Use the product in a voltage range of 3.0 to 5.5 V when the detection voltage (V<sub>POC</sub>) of the power-on-clear (POC) circuit is 2.85 V ±0.15 V.
- **3.** Use the product in a voltage range of 3.7 to 5.5 V when the detection voltage ( $V_{POC}$ ) of the power-on-clear (POC) circuit is 3.5 V  $\pm$ 0.2 V.

An outline of the timer is shown below.

		16-Bit Timer/ Event Counter 00			8-Bit Timers H0 and H1		Watch Timer	Watchdog Timer
		TM00	TM50	TM51	ТМНО	TMH1		
Operation mode	Interval timer	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	-
	External event counter	1 channel	1 channel	1 channel	-	-	-	-
	Watchdog timer	ı	-	-	_	-	_	1 channel
Function	Timer output	1 output	1 output	1 output	1 output	1 output	_	ı
	PPG output	1 output	-	-	-	ı	-	ı
	PWM output	ı	1 output	1 output	1 output	1 output	-	ı
	Pulse width measurement	2 inputs	-	-	-	-	-	-
	Square-wave output	1 output	1 output	1 output	1 output	1 output	_	_
	Interrupt source	2	1	1	1	1	1	_

**Note** The watch timer function and interval timer function can be used simultaneously.

**Remark** TM51 and TMH1 can be used in combination as a carrier generator mode.

### **CHAPTER 2 PIN FUNCTIONS**

### 2.1 Pin Function List

There are three types of pin I/O buffer power supplies:  $AV_{REF}$ ,  $EV_{DD}$ , and  $V_{DD}$ . The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins		
AVREF	P20 to P27		
EV <sub>DD</sub>	Port pins other than P20 to P27		
V <sub>DD</sub>	Pins other than port pins		

## (1) Port pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input	TI000
P01		4-bit I/O port.		TI010/TO00
P02		Input/output can be specified in 1-bit units.  Use of an on-chip pull-up resistor can be specified by a		_
P03		software setting.		_
P10	I/O	Port 1.	Input	SCK10/TxD0
P11		8-bit I/O port.		SI10/RxD0
P12		Input/output can be specified in 1-bit units.  Use of an on-chip pull-up resistor can be specified by a		SO10
P13		software setting.		TxD6
P14				RxD6
P15				ТОН0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P27	Input	Port 2. 8-bit input-only port.	Input	ANI0 to ANI7
P30 to P32	I/O	Port 3. 4-bit I/O port.	Input	INTP1 to INTP3
P33		Input/output can be specified in 1-bit units.  Use of an on-chip pull-up resistor can be specified by a software setting.		INTP4/TI51/TO51
P60 to P63	I/O	Port 6. 4-bit I/O port (N-ch open drain). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a mask option only for mask ROM versions.	Input	-
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	KR0 to KR7
P120	I/O	Port 12.  1-bit I/O port.  Use of an on-chip pull-up resistor can be specified by a software setting.	Input	INTPO
P130	Output	Port 13. 1-bit output-only port.	Output	_
P140	I/O	Port 14. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	PCL/INTP6

## (2) Non-port pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function	
INTP0	Input	External interrupt request input for which the valid edge (rising	Input	P120	
INTP1 to INTP3		edge, falling edge, or both rising and falling edges) can be		P30 to P32	
INTP4		specified		P33/TI51/TO51	
INTP5				P16/TOH1	
INTP6				P140/PCL	
SI10	Input	Serial data input to serial interface	Input	P11/RxD0	
SO10	Output	Serial data output from serial interface	Input	P12	
SCK10	I/O	Clock input/output for serial interface	Input	P10/TxD0	
RxD0	Input	Serial data input to asynchronous serial interface	Input	P11/SI10	
RxD6				P14	
TxD0	Output	Serial data output from asynchronous serial interface	Input	P10/SCK10	
TxD6				P13	
T1000	Input	External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture registers (CR000, CR010) of 16-bit timer/event counter 00	Input	P00	
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P01/TO00	
TO00	Output	16-bit timer/event counter 00 output	Input	P01/TI010	
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input	P17/TO50	
TI51		External count clock input to 8-bit timer/event counter 51		P33/TO51/INTP4	
TO50	Output	8-bit timer/event counter 50 output	Input	P17/TI50	
TO51		8-bit timer/event counter 51 output		P33/TI51/INTP4	
ТОН0		8-bit timer H0 output		P15	
TOH1		8-bit timer H1 output		P16/INTP5	
PCL	Output	Clock output (for trimming of X1 input clock, subsystem clock)	Input	P140/INTP6	
ANI0 to ANI7	Input	A/D converter analog input	Input	P20 to P27	
AVREF	Input	A/D converter reference voltage input and positive power supply for port 2	_	_	
AVss	_	A/D converter ground potential. Make the same potential as EVss or Vss.	_	-	
KR0 to KR7	Input	Key interrupt input	Input	P70 to P77	
REGC	-	Connecting regulator output stabilization capacitor. When using the regulator, connect to $V_{SS}$ via a capacitor (1 $\mu$ F: recommended). When the regulator is not used, connect this pin directly to $V_{DD}$ .	_	-	
RESET	Input	System reset input	-	_	
X1	Input	Connecting resonator for X1 input clock	_	-	
X2	_		-	_	
XT1	Input	Connecting resonator for subsystem clock	-		
XT2	_		_	_	

\*

## (2) Non-port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
V <sub>DD</sub>	-	Positive power supply (except for ports)	-	-
EV <sub>DD</sub>	-	Positive power supply for ports	-	_
Vss	-	Ground potential (except for ports)	-	_
EVss	ı	Ground potential for ports	ı	_
IC	ı	Internally connected. Connect directly to EVss or Vss.	ı	_
V <sub>PP</sub>	-	Flash memory programming mode setting. High-voltage application for program write/verify. Connect to EVss or Vss in normal operation mode.	-	-

## 2.2 Description of Pin Functions

## 2.2.1 P00 to P03 (port 0)

P00 to P03 function as a 4-bit I/O port. These pins also function as timer I/O.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P00 to P03 function as a 4-bit I/O port. P00 to P03 can be set to input or output in 1-bit units using port mode register 0 (PM0). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

### (2) Control mode

P00 to P03 function as timer I/O.

### (a) TI000

This is the pin for inputting an external count clock to 16-bit timer/event counter 00 and is also for inputting a capture trigger signal to the capture registers (CR000, CR010) of 16-bit timer/event counter 00.

#### (b) TI010

This is the pin for inputting a capture trigger signal to the capture register (CR000) of 16-bit timer/event counter 00.

### (c) TO00

This is a timer output pin.

## 2.2.2 P10 to P17 (port 1)

P10 to P17 function as an 8-bit I/O port. These pins also function as pins for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P10 to P17 function as an 8-bit I/O port. P10 to P17 can be set to input or output in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

## (2) Control mode

P10 to P17 function as external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

#### (a) SI10

This is a serial interface serial data input pin.

## (b) SO10

This is a serial interface serial data output pin.

### (c) SCK10

This is a serial interface serial clock I/O pin.

## (d) RxD0, RxD6

These are serial data input pins of the asynchronous serial interface.

### (e) TxD0, TxD6

These are serial data output pins of the asynchronous serial interface.

#### (f) TI50

This is a pin for inputting an external count clock to 8-bit timer/event counter 50.

### (g) TO50, TOH0, and TOH1

These are timer output pins.

### (h) INTP5

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

### 2.2.3 P20 to P27 (port 2)

P20 to P27 function as an 8-bit input-only port. These pins also function as pins for A/D converter analog input. The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P20 to P27 function as an 8-bit input-only port.

#### (2) Control mode

P20 to P27 function as A/D converter analog input pins (ANI0 to ANI7). When using these pins as analog input pins, see (5) ANI0/P20 to ANI7/P27 in 12.6 Cautions for A/D Converter.

## 2.2.4 P30 to P33 (port 3)

P30 to P33 function as a 4-bit I/O port. These pins also function as pins for external interrupt request input and timer I/O.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P30 to P33 function as a 4-bit I/O port. P30 to P33 can be set to input or output in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

## (2) Control mode

P30 to P33 function as external interrupt request input pins and timer I/O pins.

#### (a) INTP1 to INTP4

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

#### (b) TI51

This is an external count clock input pin to 8-bit timer/event counter 51.

## (c) TO51

This is a timer output pin.

#### 2.2.5 P60 to P63 (port 6)

P60 to P63 function as a 4-bit I/O port. P60 to P63 can be set to input or output in 1-bit units using port mode register 6 (PM6).

P60 to P63 are N-ch open-drain pins. Use of an on-chip pull-up resistor can be specified by a mask option only for mask ROM versions.

## 2.2.6 P70 to P77 (port 7)

P70 to P77 function as an 8-bit I/O port. These pins also function as key interrupt input pins.

The following operation modes can be specified in 1-bit units.

#### (1) Port mode

P70 to P77 function as an 8-bit I/O port. P70 to P77 can be set to input or output in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

#### (2) Control mode

P70 to P77 function as key interrupt input pins.

#### 2.2.7 P120 (port 12)

P120 functions as a 1-bit I/O port. This pin also functions as a pin for external interrupt request input.

The following operation modes can be specified.

#### (1) Port mode

P120 functions as a 1-bit I/O port. P120 can be set to input or output using port mode register 12 (PM12). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

#### (2) Control mode

P120 functions as an external interrupt request input pin (INTP0) for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

## 2.2.8 P130 (port 13)

P130 functions as a 1-bit output-only port.

#### 2.2.9 P140 (port 14)

P140 functions as a 1-bit I/O port. This pin also functions as a pin for external interrupt request input and clock output.

The following operation modes can be specified in 1-bit units.

## (1) Port mode

P140 functions as a 1-bit I/O port. P140 can be set to input or output in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

## (2) Control mode

P140 functions as external interrupt request input and clock output.

## (a) INTP6

This is the external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

### (b) PCL

This is a clock output pin.

#### 2.2.10 AVREF

This is the A/D converter reference voltage input pin.

When A/D converter is not used, connect this pin to EVDD or VDD Note.

**Note** Connect port 2 directly to EV<sub>DD</sub> when it is used as a digital port.

#### 2.2.11 AVss

This is the A/D converter ground potential pin. Even when the A/D converter is not used, always use this pin with the same potential as the EVss pin or Vss pin.

## 2.2.12 **RESET**

This is the active-low system reset input pin.

#### 2.2.13 REGC

This is the pin for connecting the capacitor for the regulator. When using the regulator, connect this pin to Vss via a capacitor (1  $\mu$ F: recommended). When the regulator is not used, connect this pin directly to V<sub>DD</sub> pin.

Caution A regulator cannot be used with (A1) grade products and (A2) grade products. Be sure to connect the REGC pin of these products directly to VDD.

#### 2.2.14 X1 and X2

These are the pins for connecting a resonator for X1 input clock oscillation.

When supplying an external clock, input a signal to the X1 pin and input the inverse signal to the X2 pin.

#### 2.2.15 XT1 and XT2

These are the pins for connecting a resonator for subsystem clock oscillation.

When supplying an external clock, input a signal to the XT1 pin and input the inverse signal to the XT2 pin.

#### 2.2.16 VDD and EVDD

V<sub>DD</sub> is the positive power supply pin for other than ports.

 $\mathsf{EV}_\mathsf{DD}$  is the positive power supply pin for ports.

#### 2.2.17 Vss and EVss

Vss is the ground potential pin for other than ports.

EVss is the ground potential pin for ports.

## 2.2.18 VPP (flash memory versions only)

This is a pin for flash memory programming mode setting and high-voltage application for program write/verify.


Connect to EVss or Vss in the normal operation mode.

# 2.2.19 IC (mask ROM versions only)

The IC (Internally Connected) pin is provided to set the test mode to check the 78K0/KD1 at shipment. Connect it directly to EVss or Vss pin with the shortest possible wire in the normal operation mode.

When a potential difference is produced between the IC pin and the EVss or Vss pin because the wiring between these two pins is too long or external noise is input to the IC pin, the user's program may not operate normally.

## • Connect the IC pin directly to EVss or Vss pin.



## 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins.


Refer to **Figure 2-1** for the configuration of the I/O circuit of each type.

Table 2-2. Pin I/O Circuit Types

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/TI000	8-A	I/O	Input: Independently connect to EV <sub>DD</sub> or EV <sub>SS</sub> via a resistor.
P01/TI010/TO00			Output: Leave open.
P02			
P03			
P10/SCK10/TxD0			
P11/SI10/RxD0			
P12/SO10	5-A		
P13/TxD6			
P14/RxD6	8-A		
P15/TOH0	5-A		
P16/TOH1/INTP5	8-A		
P17/TI50/TO50			
P20/ANI0 to P27/ANI7	9-C	Input	Connect to EV <sub>DD</sub> or EV <sub>SS</sub> .
P30/INTP1 to P32/INTP3	8-A	I/O	Input: Independently connect to EV <sub>DD</sub> or EV <sub>SS</sub> via a resistor.
P33/TI51/TO51/INTP4			Output: Leave open.
P60, P61 (Mask ROM version)	13-S		Input: Connect to EVss.
P60, P61 (Flash memory version)	13-R		Output: Leave this pin open at low-level output after clearing
P62, P63 (Mask ROM version)	13-V		the output latch of the port to 0.
P62, P63 (Flash memory version)	13-W		
P70/KR0 to P77/KR7	8-A		Input: Independently connect to EV <sub>DD</sub> or EV <sub>SS</sub> via a resistor.
P120/INTP0			Output: Leave open.
P130	3-C	Output	Leave open.
P140/PCL/INTP6	8-A	I/O	Input: Independently connect to EV <sub>DD</sub> or EVss via a resistor.  Output: Leave open.
RESET	2	Input	Connect to EV <sub>DD</sub> or V <sub>DD</sub> .
XT1	16		Connect directly to EVss or Vss <sup>Note 1</sup> .
XT2	<u> </u>	_	Leave open.
AVREF			Connect directly to EV <sub>DD</sub> or V <sub>DD</sub> <sup>Note 2</sup> .
AVss			Connect directly to EVss or Vss.
IC			
V <sub>PP</sub>			Connect to EVss or Vss.

- \* Notes 1. Except for rank K and rank I products. When using rank K or rank I products, connect as follows.
  - <When regulator is not used (REGC pin is connected directly to VDD)>
  - XT1: Connect directly to EVDD or VDD.
  - <When regulator is used (a 1  $\mu$ F capacitor is connected to REGC pin)>
  - XT1: Connect directly to the REGC pin.
  - 2. Connect port 2 directly to EVDD when it is used as a digital port.

Figure 2-1. Pin I/O Circuit List (1/2)



Type 13-S Type 13-W O IN/OUT (Mask option ) Data O IN/OUT Output disable Data Output disable Input enable Middle-voltage input buffer Type 13-V Type 16 Feedback cut-off Mask option -○ IN/OUT Data Output disable Ó XT1 XT2 Input enable Middle-voltage input buffer

Figure 2-1. Pin I/O Circuit List (2/2)

# **CHAPTER 3 CPU ARCHITECTURE**

# 3.1 Memory Space

Products in the 78K0/KD1 can each access a 64 KB memory space. Figures 3-1 to 3-5 show the memory maps.

Caution Regardless of the internal memory capacity, the initial value of the internal memory size switching register (IMS) of all products in the 78K0/KD1 is fixed (IMS = CFH). Therefore, set the value corresponding to each product as indicated below.

Table 3-1. Set Values of Internal Memory Size Switching Register (IMS)

	Internal Memory Size Switching Register (IMS)
μPD780121	42H
μPD780122	44H
μPD780123	С6Н
μPD780124	C8H
μPD78F0124	Value corresponding to mask ROM version




Figure 3-1. Memory Map (μPD780121)




Figure 3-2. Memory Map (μPD780122)




Figure 3-3. Memory Map ( $\mu$ PD780123)




Figure 3-4. Memory Map (μPD780124)

FFFFH Special function registers (SFR)  $256 \times 8 \text{ bits}$ FF00H **FEFFH** General-purpose registers  $32 \times 8$  bits FEE0H FEDFH  $\begin{array}{c} \text{Internal high-speed RAM} \\ \text{1024} \times \text{8 bits} \end{array}$ 7FFFH FB00H **FAFFH** Program area Data memory 1000H space 0FFFH CALLF entry area 0800H 07FFH Reserved Program area 0080H 007FH 8000H CALLT table area 7FFFH 0040H 003FH Program Flash memory memory space  $32768 \times 8 \text{ bits}$ Vector table area 0000H 0000H

Figure 3-5. Memory Map (*μ*PD78F0124)

### 3.1.1 Internal program memory space

The internal program memory space stores the program and table data. Normally, it is addressed with the program counter (PC).

78K0/KD1 products incorporate internal ROM (mask ROM or flash memory), as shown below.

**Table 3-2. Internal ROM Capacity** 

Part Number	Internal ROM				
	Structure	Capacity			
μPD780121	Mask ROM	8192 × 8 bits (0000H to 1FFFH)			
μPD780122		16384 × 8 bits (0000H to 3FFFH)			
μPD780123		24576 × 8 bits (0000H to 5FFFH)			
μPD780124		32768 × 8 bits (0000H to 7FFFH)			
μPD78F0124	Flash memory				

The internal program memory space is divided into the following areas.

### (1) Vector table area

The 64-byte area 0000H to 003FH is reserved as a vector table area. The program start addresses for branch upon reset signal input or generation of each interrupt request are stored in the vector table area.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Table 3-3. Vector Table

Vector Table Address	Interrupt Source	Vector Table Address	Interrupt Source
0000H	RESET input, POC, LVI,	001AH	INTTMH1
	clock monitor, WDT	001CH	INTTMH0
0004H	INTLVI	001EH	INTTM50
0006H	INTP0	0020H	INTTM000
0008H	INTP1	0022H	INTTM010
000AH	INTP2	0024H	INTAD
000CH	INTP3	0026H	INTSR0
000EH	INTP4	0028H	INTWTI
0010H	INTP5	002AH	INTTM51
0012H	INTSRE6	002CH	INTKR
0014H	INTSR6	002EH	INTWT
0016H	INTST6	0030H	INTP6
0018H	INTCSI10/INTST0	003EH	BRK

## (2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

### (3) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

## 3.1.2 Internal data memory space

78K0/KD1 products incorporate the following internal high-speed RAMs.

Table 3-4. Internal High-Speed RAM Capacity

Part Number	Internal High-Speed RAM
μPD780121	512 × 8 bits (FD00H to FEFFH)
μPD780122	
μPD780123	1024 × 8 bits (FB00H to FEFFH)
μPD780124	
μPD78F0124	

The 32-byte area FEE0H to FEFFH is assigned to four general-purpose register banks consisting of eight 8-bit registers per one bank.

This area cannot be used as a program area in which instructions are written and executed.

The internal high-speed RAM can also be used as a stack memory.

## 3.1.3 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FF00H to FFFFH (refer to Table 3-5 Special Function Register List in 3.2.3 Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

### 3.1.4 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the 78K0/KD1, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Figures 3-6 to 3-10 show correspondence between data memory and addressing. For details of each addressing mode, refer to **3.4 Operand Address Addressing**.




Figure 3-6. Correspondence Between Data Memory and Addressing (μPD780121)




Figure 3-7. Correspondence Between Data Memory and Addressing ( $\mu$ PD780122)




Figure 3-8. Correspondence Between Data Memory and Addressing ( $\mu$ PD780123)




Figure 3-9. Correspondence Between Data Memory and Addressing ( $\mu$ PD780124)




Figure 3-10. Correspondence Between Data Memory and Addressing (µPD78F0124)

### 3.2 Processor Registers

The 78K0/KD1 products incorporate the following processor registers.

#### 3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

#### (1) Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed. In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-11. Format of Program Counter




#### (2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution. Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions.

RESET input sets the PSW to 02H.

Figure 3-12. Format of Program Status Word



#### (a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupts are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

## (b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

### (c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

#### (d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

### (e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When this flag is 0, low-level vectored interrupt requests specified by a priority specification flag register (PR0L, PR0H, PR1L) (refer to 16.3 (3) Priority specification flag registers (PR0L, PR0H, PR1L)) cannot be acknowledged. Actual interrupt request acknowledgment is controlled by the interrupt enable flag (IE).


### (f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

#### (3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 3-13. Format of Stack Pointer




The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-14 and 3-15.


Caution Since RESET input makes the SP contents undefined, be sure to initialize the SP before using the stack.

# Figure 3-14. Data to Be Saved to Stack Memory

# (a) PUSH rp instruction (when SP = FEE0H)



# (b) CALL, CALLF, CALLT instructions (when SP = FEE0H)



# (c) Interrupt, BRK instructions (when SP = FEE0H)






Figure 3-15. Data to Be Restored from Stack Memory


# (a) POP rp instruction (when SP = FEDEH)



# (b) RET instruction (when SP = FEDEH)



# (c) RETI, RETB instructions (when SP = FEDDH)



## 3.2.2 General-purpose registers

**FEFFH** 

FEF8H

FEF0H

FEE8H

FEE0H

BANK3

General-purpose registers are mapped at particular addresses (FEE0H to FEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Figure 3-16. Configuration of General-Purpose Registers

# 

### (a) Absolute name

#### (b) Function name


15

RP0

0

R0

0



### 3.2.3 Special function registers (SFRs)

Unlike a general-purpose register, each special function register has a special function.

SFRs are allocated to the FF00H to FFFFH area.

Special function registers can be manipulated like general-purpose registers, using operation, transfer and bit manipulation instructions. The manipulatable bit units, 1, 8, and 16, depend on the special function register type.

Each manipulation bit unit can be specified as follows.

#### • 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

#### • 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

### • 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the special function registers. The meanings of items in the table are as follows.

### Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0, and is defined as the sfr variable by #pragma sfr directive in the CC78K0. When using the RA78K0, ID78K0-NS, ID78K0, or SM78K0, symbols can be written as an instruction operand.

#### R/W

Indicates whether the corresponding special function register can be read or written.

R/W: Read/write enable

R: Read only W: Write only

## • Manipulatable bit units

Indicates the manipulatable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

## After reset

Indicates each register status upon RESET input.

63

Table 3-5. Special Function Register List (1/3)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulatable Bit Unit			After
				1 Bit	8 Bits	16 Bits	Reset
FF00H	Port register 0	P0	R/W	$\sqrt{}$	√	-	00H
FF01H	Port register 1	P1	R/W	$\sqrt{}$	√	-	00H
FF02H	Port register 2	P2	R	$\sqrt{}$	√	-	Undefined
FF03H	Port register 3	P3	R/W	$\sqrt{}$	√	-	00H
FF06H	Port register 6	P6	R/W	$\sqrt{}$	$\sqrt{}$	_	00H
FF07H	Port register 7	P7	R/W	$\checkmark$	√	_	00H
FF08H	A/D conversion result register	ADCR	R	-	-	√	Undefined
FF09H							
FF0AH	Receive buffer register 6	RXB6	R	-	√	_	FFH
FF0BH	Transmit buffer register 6	TXB6	R/W	-	$\sqrt{}$	_	FFH
FF0CH	Port register 12	P12	R/W	$\sqrt{}$	$\sqrt{}$	_	00H
FF0DH	Port register 13	P13	R/W	V	$\checkmark$	_	00H
FF0EH	Port register 14	P14	R/W	V	$\checkmark$	_	00H
FF0FH	Serial I/O shift register 10	SIO10	R	_	√	_	00H
FF10H	16-bit timer counter 00	TM00	R	_	_	√	0000H
FF11H							
FF12H	16-bit timer capture/compare register 000	CR000	R/W	_	_	√	0000H
FF13H							
FF14H	16-bit timer capture/compare register 010	CR010	R/W	-	-	$\checkmark$	0000H
FF15H							
FF16H	8-bit timer counter 50	TM50	R	_	√	_	00H
FF17H	8-bit timer compare register 50	CR50	R/W	-	√	-	00H
FF18H	8-bit timer H compare register 00	CMP00	R/W	_	√	-	00H
FF19H	8-bit timer H compare register 10	CMP10	R/W	_	√	-	00H
FF1AH	8-bit timer H compare register 01	CMP01	R/W	-	√	-	00H
FF1BH	8-bit timer H compare register 11	CMP11	R/W	_	√	-	00H
FF1FH	8-bit timer counter 51	TM51	R	-	√	-	00H
FF20H	Port mode register 0	PM0	R/W	V	√	_	FFH
FF21H	Port mode register 1	PM1	R/W	V	√	-	FFH
FF23H	Port mode register 3	PM3	R/W	V	√	-	FFH
FF26H	Port mode register 6	PM6	R/W	V	√	_	FFH
FF27H	Port mode register 7	PM7	R/W	V	√	_	FFH
FF28H	A/D converter mode register	ADM	R/W	V	√	-	00H
FF29H	Analog input channel specification register	ADS	R/W	√	√	-	00H
FF2AH	Power-fail comparison mode register	PFM	R/W	√	√	_	00H
FF2BH	Power-fail comparison threshold register	PFT	R/W	_	√	_	00H
FF2CH	Port mode register 12	PM12	R/W	$\sqrt{}$	√	_	FFH
FF2EH	Port mode register 14	PM14	R/W	$\sqrt{}$	√	_	FFH
FF30H	Pull-up resistor option register 0	PU0	R/W	$\sqrt{}$	√	-	00H
FF31H	Pull-up resistor option register 1	PU1	R/W	$\sqrt{}$	$\checkmark$	_	00H

Table 3-5. Special Function Register List (2/3)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulatable Bit Unit			After	
				1 Bit	8 Bits	16 Bits	Reset	
FF33H	Pull-up resistor option register 3	PU3	R/W	$\sqrt{}$	√	-	00H	
FF37H	Pull-up resistor option register 7	PU7	R/W	√	√	-	00H	
FF3CH	Pull-up resistor option register 12	PU12	R/W	$\checkmark$	√	-	00H	
FF3EH	Pull-up resistor option register 14	PU14	R/W	V	√	_	00H	
FF40H	Clock output selection register	CKS	R/W	<b>V</b>	√	-	00H	
FF41H	8-bit timer compare register 51	CR51	R/W	-	√	-	00H	
FF43H	8-bit timer mode control register 51	TMC51	R/W	V	√	_	00H	
FF48H	External interrupt rising edge enable register	EGP	R/W	V	√	_	00H	
FF49H	External interrupt falling edge enable register	EGN	R/W	<b>V</b>	√	-	00H	
FF4FH	Input switch control register	ISC	R/W	V	√	_	00H	
FF50H	Asynchronous serial interface operation mode register 6	ASIM6	R/W	V	√	_	01H	
FF53H	Asynchronous serial interface reception error status register 6	ASIS6	R	_	√	_	00H	
FF55H	Asynchronous serial interface transmission status register 6	ASIF6	R	-	√	_	00H	
FF56H	Clock selection register 6	CKSR6	R/W	_	√	_	00H	
FF57H	Baud rate generator control register 6	BRGC6	R/W	_	√	_	FFH	
FF58H	Asynchronous serial interface control register 6	6 ASICL6 R/W √		V	√	-	16H	
FF69H	8-bit timer H mode register 0	TMHMD0	R/W	V	√	-	- 00H	
FF6AH	Timer clock selection register 50	TCL50	R/W	_	√	-	00H	
FF6BH	8-bit timer mode control register 50	TMC50	R/W	<b>V</b>	√	-	00H	
FF6CH	8-bit timer H mode register 1	TMHMD1	R/W	√	√	-	00H	
FF6DH	8-bit timer H carrier control register 1	TMCYC1	R/W	$\checkmark$	√	-	00H	
FF6EH	Key return mode register	KRM	R/W	<b>V</b>	√	-	00H	
FF6FH	Watch timer operation mode register	WTM	R/W	√	√	-	00H	
FF70H	Asynchronous serial interface operation mode register 0	ASIM0	R/W	V	√	_	01H	
FF71H	Baud rate generator control register 0	BRGC0	R/W	-	$\sqrt{}$	-	1FH	
FF72H	Receive buffer register 0	RXB0	R	-	$\sqrt{}$	-	FFH	
FF73H	Asynchronous serial interface reception error status register 0	ASIS0	R	-	√	_	00H	
FF74H	Transmit shift register 0	TXS0	W	_	√	-	FFH	
FF80H	Serial operation mode register 10	CSIM10	R/W	√	√	_	00H	
FF81H	Serial clock selection register 10	CSIC10	R/W	√	√	-	00H	
FF84H	Transmit buffer register 10	SOTB10	R/W	_	√	-	Undefined	
FF8CH	Timer clock selection register 51	TCL51	R/W	-	√	-	00H	
FF98H	Watchdog timer mode register	WDTM	R/W	-	√	- 67H		
FF99H	Watchdog timer enable register	WDTE	R/W	-	√	-	9AH	
FFA0H	Internal oscillation mode register	RCM	R/W	√	√	-	00H	
FFA1H	Main clock mode register	МСМ	R/W	V	√	_	00H	

Table 3-5. Special Function Register List (3/3)

Address	Special Function Register (SFR) Name	ter (SFR) Name Symbol		Symbol		R/W	Mani	pulatable Bi	t Unit	After
					1 Bit	8 Bits	16 Bits	Reset		
FFA2H	Main OSC control register	MOC		R/W	<b>V</b>	√	-	00H		
FFA3H	Oscillation stabilization time counter status register	OSTC		R	<b>V</b>	√	-	00H		
FFA4H	Oscillation stabilization time select register	OSTS		R/W	-	√	-	05H		
FFA9H	Clock monitor mode register	CLM		R/W	<b>V</b>	√	-	00H		
FFACH	Reset control flag register	RESF		R	-	$\checkmark$		00H <sup>Note 1</sup>		
FFBAH	16-bit timer mode control register 00	TMC0	0	R/W	$\sqrt{}$	$\checkmark$	-	00H		
FFBBH	Prescaler mode register 00	PRM0	0	R/W	<b>V</b>	√	-	00H		
FFBCH	Capture/compare control register 00	CRC0	0	R/W	$\checkmark$	$\checkmark$		00H		
FFBDH	16-bit timer output control register 00	TOC00		R/W	$\checkmark$	$\checkmark$		00H		
FFBEH	Low-voltage detection register	LVIM		R/W	<b>V</b>	√	-	00H		
FFBFH	Low-voltage detection level selection register	LVIS		R/W	-	$\checkmark$		00H		
FFE0H	Interrupt request flag register 0L	IF0 IF0L		R/W	$\sqrt{}$	$\checkmark$	$\sqrt{}$	00H		
FFE1H	Interrupt request flag register 0H		IF0H		$\checkmark$	$\checkmark$		00H		
FFE2H	Interrupt request flag register 1L	IF1L		R/W	$\sqrt{}$	$\checkmark$	-	00H		
FFE4H	Interrupt mask flag register 0L	MK0	MK0L	R/W	$\sqrt{}$	$\checkmark$	$\sqrt{}$	FFH		
FFE5H	Interrupt mask flag register 0H		МКОН		$\sqrt{}$	$\checkmark$		FFH		
FFE6H	Interrupt mask flag register 1L	MK1L		R/W	$\sqrt{}$	$\checkmark$	-	FFH		
FFE8H	Priority specification flag register 0L	PR0 PR0L		R/W	$\sqrt{}$	$\checkmark$	$\sqrt{}$	FFH		
FFE9H	Priority specification flag register 0H	PR0H		R/W	$\checkmark$	$\checkmark$		FFH		
FFEAH	Priority specification flag register 1L	PR1L		R/W	$\sqrt{}$	$\checkmark$	-	FFH		
FFF0H	Internal memory size switching register Note 2	IMS		R/W	-	√	-	CFH		
FFFBH	Processor clock control register	PCC		R/W	$\sqrt{}$	$\sqrt{}$	_	00H		

- **Notes 1.** This value varies depending on the reset source.
  - 2. The initial value of IMS is fixed (IMS = CFH) in all products in the 78K0/KD1 regardless of the internal memory capacity. Therefore, set the following value to each product.

	Internal Memory Size Switching Register (IMS)
μPD780121	42H
μPD780122	44H
μPD780123	С6Н
μPD780124	C8H
μPD78F0124	Value corresponding to mask ROM version

## 3.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents and is normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing (for details of instructions, refer to **78K/0 Series Instructions User's Manual (U12326E)**).


#### 3.3.1 Relative addressing

### [Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. In other words, relative addressing consists of relative branching from the start address of the following instruction to the -128 to +127 range.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

#### [Illustration]



When S = 0, all bits of  $\alpha$  are 0. When S = 1, all bits of  $\alpha$  are 1.

# 3.3.2 Immediate addressing

# [Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched.


This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed.

CALL !addr16 and BR !addr16 instructions can be branched to the entire memory space. The CALLF !addr11


instruction is branched to the 0800H to 0FFFH area.

## [Illustration]

In the case of CALL !addr16 and BR !addr16 instructions



In the case of CALLF !addr11 instruction



### 3.3.3 Table indirect addressing


# [Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to the entire memory space.

## [Illustration]




## 3.3.4 Register addressing

#### [Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

# [Illustration]



# 3.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) to undergo manipulation during instruction execution.

### 3.4.1 Implied addressing

### [Function]

The register that functions as an accumulator (A and AX) among the general-purpose registers is automatically (implicitly) addressed.

Of the 78K0/KD1 instruction words, the following instructions employ implied addressing.

Instruction	Register to Be Specified by Implied Addressing
MULU	A register for multiplicand and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values that become decimal correction targets
ROR4/ROL4	A register for storage of digit data that undergoes digit rotation

## [Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

### [Description example]

In the case of MULU X

With an 8-bit  $\times$  8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

### 3.4.2 Register addressing

# [Function]

The general-purpose register to be specified is accessed as an operand with the register bank select flags (RBS0 and RBS1) and the register specify codes (Rn and RPn) of an operation code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.


## [Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described by absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

## [Description example]

MOV A, C; when selecting C register as r



INCW DE; when selecting DE register pair as rp



# 3.4.3 Direct addressing

# [Function]


The memory to be manipulated is directly addressed with immediate data in an instruction word becoming an operand address.

# [Operand format]


Identifier	Description
addr16	Label or 16-bit immediate data

# [Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H



# [Illustration]



#### 3.4.4 Short direct addressing

## [Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word.

This addressing is applied to the 256-byte space FE20H to FF1FH. Internal RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the overall SFR area. Ports that are frequently accessed in a program and compare and capture registers of the timer/event counter are mapped in this area, allowing SFRs to be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is cleared to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to the [Illustration].

#### [Operand format]


Identifier	Description				
saddr	mmediate data that indicate label or FE20H to FF1FH				
saddrp	Immediate data that indicate label or FE20H to FF1FH (even address only)				

#### [Description example]

MOV 0FE30H, A; when transferring value of A register to saddr (FE30H)



## [Illustration]



When 8-bit immediate data is 20H to FFH,  $\alpha$  = 0

When 8-bit immediate data is 00H to 1FH,  $\alpha$  = 1

# 3.4.5 Special function register (SFR) addressing

# [Function]


A memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word. This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFRs mapped at FF00H to FF1FH can be accessed with short direct addressing.


## [Operand format]

Identifier	Description			
sfr	Special function register name			
sfrp	16-bit manipulatable special function register name (even address only)			

## [Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr





# 3.4.6 Register indirect addressing

# [Function]

Register pair contents specified by a register pair specify code in an instruction word and by a register bank select flag (RBS0 and RBS1) serve as an operand address for addressing the memory. This addressing can be carried out for all the memory spaces.


## [Operand format]

Identifier	Description
_	[DE], [HL]

## [Description example]

MOV A, [DE]; when selecting [DE] as register pair





#### 3.4.7 Based addressing

# [Function]


8-bit immediate data is added as offset data to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.


## [Operand format]

Identifier	Description			
_	[HL + byte]			

## [Description example]

MOV A, [HL + 10H]; when setting byte to 10H





## 3.4.8 Based indexed addressing

# [Function]

The B or C register contents specified in an instruction word are added to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the B or C register contents as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.


## [Operand format]

Identifier	Description				
_	[HL + B], [HL + C]				

#### [Description example]

In the case of MOV A, [HL + B] (selecting B register)





# 3.4.9 Stack addressing

# [Function]


The stack area is indirectly addressed with the stack pointer (SP) contents.


This addressing method is automatically employed when the PUSH, POP, subroutine call and return instructions are executed or the register is saved/reset upon generation of an interrupt request.

With stack addressing, only the internal high-speed RAM area can be accessed.

## [Description example]

In the case of PUSH DE (saving DE register)





## **CHAPTER 4 PORT FUNCTIONS**

## 4.1 Port Functions

There are two types of pin I/O buffer power supplies: AVREF and EVDD. The relationship between these power supplies and the pins is shown below.

Table 4-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins		
AVREF	P20 to P27		
EV <sub>DD</sub>	Port pins other than P20 to P27		

78K0/KD1 products are provided with the ports shown in Figure 4-1, which enable variety of control operations. The functions of each port are shown in Table 4-2.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, refer to CHAPTER 2 PIN FUNCTIONS.

Figure 4-1. Port Types

P30 P00

P33 P03 P10 P60 P63 Port 1 P70 P17 Port 7 P20 P77 Port 2 Port 12 P120 P27 Port 13 P130 P140 Port 14

**Table 4-2. Port Functions** 

Pin Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input	TI000
P01		4-bit I/O port.		TI010/TO00
P02		Input/output can be specified in 1-bit units.  Use of an on-chip pull-up resistor can be specified by a		_
P03		software setting.		-
P10	I/O	Port 1.	Input	SCK10/TxD0
P11		8-bit I/O port.		SI10/RxD0
P12		Input/output can be specified in 1-bit units.		SO10
P13		Use of an on-chip pull-up resistor can be specified by a software setting.		TxD6
P14		3		RxD6
P15				ТОН0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P27	Input	Port 2. 8-bit input-only port.	Input	ANI0 to ANI7
P30 to P32	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units.	Input	INTP1 to INTP3
P33		Use of an on-chip pull-up resistor can be specified by a software setting.		INTP4/TI51/TO51
P60 to P63	I/O	Port 6. 4-bit I/O port (N-ch open drain). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a mask option only for mask ROM versions.	Input	-
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	KR0 to KR7
P120	I/O	Port 12. 1-bit I/O port. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	INTP0
P130	Output	Port 13. 1-bit output-only port.	Output	_
P140	I/O	Port 14. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input	PCL/INTP6

# 4.2 Port Configuration

Ports include the following hardware.

**Table 4-3. Port Configuration** 

Item	Configuration		
Control registers	Port mode register (PM0, PM1, PM3, PM6, PM7, PM12, PM14) Port register (P0 to P3, P6, P7, P12 to P14) Pull-up resistor option register (PU0, PU1, PU3, PU7, PU12, PU14)		
Port	Total: 39 (CMOS I/O: 26, CMOS input: 8, CMOS output: 1, N-ch open drain I/O: 4)		
Pull-up resistor	Mask ROM version     Total: 30 (software control: 26, mask option specification: 4)     Flash memory version: Total: 26		

## 4.2.1 Port 0


Port 0 is a 4-bit I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P03 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

This port can also be used for timer I/O.

RESET input sets port 0 to input mode.

Figures 4-2 to 4-4 show block diagrams of port 0.

Figure 4-2. Block Diagram of P00 and P03



PU0: Pull-up resistor option register 0

PM0: Port mode register 0

 $\mathsf{EV}_\mathsf{DD}$  $WR_{\text{PU}}$ PU0 PU01 Alternate function RD Selector Internal bus WRPORT Output latch (P01) ─ P01/TI010/TO00 **WR**PM PM0 PM01 Alternate function

Figure 4-3. Block Diagram of P01

PM0: Port mode register 0

EVDD  $WR_{\text{PU}}$ PU0 PU02 RD Selector Internal bus WRPORT Output latch - ○ P02 (P02)  $WR_{PM}$ PM0 PM02 Alternate function

Figure 4-4. Block Diagram of P02

PM0: Port mode register 0

#### 4.2.2 Port 1

Port 1 is an 8-bit I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified 1-bit units by pull-up resistor option register 1 (PU1).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O. RESET input sets port 1 to input mode.

Figures 4-5 to 4-9 show block diagrams of port 1.

Caution When P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 are used as general-purpose ports, do not write to serial clock selection register 10 (CSIC10).

**EV**<sub>DD</sub>  $WR_{PU}$ PU1 PU<sub>10</sub> Alternate function RD Selector Internal bus WRPORT Output latch P10/SCK10/TxD0 (P10) **WR**PM PM1 PM10 Alternate function

Figure 4-5. Block Diagram of P10

PU1: Pull-up resistor option register 1

PM1: Port mode register 1




Figure 4-6. Block Diagram of P11 and P14

PM1: Port mode register 1




Figure 4-7. Block Diagram of P12 and P15

PM1: Port mode register 1

 $\mathsf{EV}_\mathsf{DD}$ WRpu PU1 PU13 RD Selector Internal bus WRPORT Output latch - P13/TxD6 (P13)  $WR_{PM}$ PM1 PM13 Alternate function

Figure 4-8. Block Diagram of P13

PM1: Port mode register 1




Figure 4-9. Block Diagram of P16 and P17

PM1: Port mode register 1


## 4.2.3 Port 2

Port 2 is an 8-bit input-only port.

This port can also be used for A/D converter analog input.

Figure 4-10 shows a block diagram of port 2.

Figure 4-10. Block Diagram of P20 to P27



RD: Read signal

## 4.2.4 Port 3

Port 3 is a 4-bit I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input and timer I/O.

RESET input sets port 3 to input mode.

Figures 4-11 and 4-12 show block diagrams of port 3.

 $EV_{DD}$ WRPU PU3 PU30 to PU32 Alternate function RD Internal bus Selector WRPORT Output latch P30/INTP1 to (P30 to P32) P32/INTP3  $WR_{PM}$ РМ3 PM30 to PM32

Figure 4-11. Block Diagram of P30 to P32

PU3: Pull-up resistor option register 3

PM3: Port mode register 3

 $\mathsf{EV}_\mathsf{DD}$ WRpu PU3 PU33 - P-ch Alternate function RD Selector Internal bus WRPORT Output latch (P33) © P33/INTP4/TI51/TO51  $WR_{\text{PM}}$ РМ3 PM33 Alternate function

Figure 4-12. Block Diagram of P33

PM3: Port mode register 3

## 4.2.5 Port 6

Port 6 is a 4-bit I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

This port has the following functions for pull-up resistors. These functions differ depending on whether the product is a mask ROM version or a flash memory version.

Table 4-4. Pull-up Resistor of Port 6


	Pins P60 to P63
Mask ROM version	An on-chip pull-up resistor can be
	specified in 1-bit units by mask option
Flash memory version	On-chip pull-up resistors are not provided

The P60 to P63 pins are N-ch open-drain pins.

RESET input sets port 6 to input mode.

Figure 4-13 shows a block diagram of port 6.

Figure 4-13. Block Diagram of P60 to P63



PM6: Port mode register 6

## 4.2.6 Port 7


Port 7 is an 8-bit I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

This port can also be used for key return input.

RESET input sets port 7 to input mode.

Figure 4-14 shows a block diagram of port 7.

Figure 4-14. Block Diagram of P70 to P77



PU7: Pull-up resistor option register 7

PM7: Port mode register 7

## 4.2.7 Port 12


Port 12 is a 1-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

This port can also be used for external interrupt request input.

RESET input sets port 12 to input mode.

Figure 4-15 shows a block diagram of port 12.

Figure 4-15. Block Diagram of P120



PU12: Pull-up resistor option register 12


PM12: Port mode register 12

## 4.2.8 Port 13

Port 13 is a 1-bit output-only port.

Figure 4-16 shows a block diagram of port 13.

Figure 4-16. Block Diagram of P130



RD: Read signal WRxx: Write signal

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.

## 4.2.9 Port 14


Port 14 is a 1-bit I/O port with an output latch. Port 14 can be set to the input mode or output mode using port mode register 14 (PM14). When the P140 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

This port can also be used for external interrupt request input and clock output.

RESET input sets port 14 to input mode.

Figure 4-17 shows a block diagram of port 14.

Figure 4-17. Block Diagram of P140



PU14: Pull-up resistor option register 14

PM14: Port mode register 14

# 4.3 Registers Controlling Port Function

Port functions are controlled by the following three types of registers.

- Port mode registers (PM0, PM1, PM3, PM6, PM7, PM12, PM14)
- Port registers (P0 to P3, P6, P7, P12 to P14)
- Pull-up resistor option registers (PU0, PU1, PU3, PU7, PU12, PU14)

## (1) Port mode registers (PM0, PM1, PM3, PM6, PM7, PM12, and PM14)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register and output latch as shown in Table 4-5.

Figure 4-18. Format of Port Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	1	1	1	PM03	PM02	PM01	PM00	FF20H	FFH	R/W
									•		
	7	6	5	4	3	2	1	0			
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FF21H	FFH	R/W
									•		
	7	6	5	4	3	2	1	0			
РМ3	1	1	1	1	PM33	PM32	PM31	PM30	FF23H	FFH	R/W
									•		
	7	6	5	4	3	2	1	0			
PM6	1	1	1	1	PM63	PM62	PM61	PM60	FF26H	FFH	R/W
	7	6	5	4	3	2	1	0			
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FF27H	FFH	R/W
	7	6	5	4	3	2	1	0			
PM12	1	1	1	1	1	1	1	PM120	FF2CH	FFH	R/W
	7	6	5	4	3	2	1	0			
PM14	1	1	1	1	1	1	1	PM140	FF2EH	FFH	R/W

PMmn	Pmn pin I/O mode selection (m = 0, 1, 3, 6, 7, 12, 14; n = 0 to 7)				
0	Output mode (output buffer on)				
1	Input mode (output buffer off)				

Table 4-5. Settings of Port Mode Register and Output Latch When Using Alternate Function

Pin Name	Alternate Function		PM××	Pxx	
	Function Name	I/O			
P00	T1000	Input	1	×	
P01	TI010	Input	1	×	
	TO00	Output	0	0	
P10	SCK10	Input	1	×	
		Output	0	1	
	TxD0	Output	0	1	
P11	SI10	Input	1	×	
	RxD0	Input	1	×	
P12	SO10	Output	0	0	
P13	TxD6	Output	0	1	
P14	RxD6	Input	1	×	
P15	тоно	Output	0	0	
P16	TOH1	Output	0	0	
	INTP5	Input	1	×	
P17	TI50	Input	1	×	
	TO50	Output	0	0	
P30 to P32	INTP1 to INTP3	Input	1	×	
P33	INTP4	Input	1	×	
	TI51	Input	1	×	
	TO51	Output	0	0	
P70 to P77	KR0 to KR7	Input	1	×	
P120	INTP0	Input	1	×	
P140	PCL	Output	0	0	
	INTP6	Input	1	×	

Remark ×: Don't care

PMxx: Port mode register Pxx: Port output latch

# (2) Port registers (P0 to P3, P6, P7, P12 to P14)

These registers write the data that is output from the chip when data is output from a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the value of the output latch is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H (but P2 is undefined).

Figure 4-19. Format of Port Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	P03	P02	P01	P00	FF00H	00H (output latch)	R/W
									-		
	7	6	5	4	3	2	1	0			
P1	P17	P16	P15	P14	P13	P12	P11	P10	FF01H	00H (output latch)	R/W
	7	6	5	4	3	2	1	0			
P2	P27	P26	P25	P24	P23	P22	P21	P20	FF02H	Undefined	R
	7	6	5	4	3	2	1	0	,		
P3	0	0	0	0	P33	P32	P31	P30	FF03H	00H (output latch)	R/W
	7	6	5	4	3	2	1	0			
P6	0	0	0	0	P63	P62	P61	P60	FF06H	00H (output latch)	R/W
									_		
	7	6	5	4	3	2	1	0	_		
P7	P77	P76	P75	P74	P73	P72	P71	P70	FF07H	00H (output latch)	R/W
									_		
	7	6	5	4	3	2	1	0	_		
P12	0	0	0	0	0	0	0	P120	FF0CH	00H (output latch)	R/W
									-		
	7	6	5	4	3	2	1	0	_		
P13	0	0	0	0	0	0	0	P130	FF0DH	00H (output latch)	R/W
		•							•		
	7	6	5	4	3	2	1	0	_		
P14	0	0	0	0	0	0	0	P140	FF0EH	00H (output latch)	R/W
								•	•		

Pmn	m = 0 to 3, 6, 7, 12 to 14; n = 0 to 7					
	Output data control (in output mode)	Input data read (in input mode)				
0	Output 0	Input low level				
1	Output 1	Input high level				

# (3) Pull-up resistor option registers (PU0, PU1, PU3, PU7, PU12, and PU14)

These registers specify whether the on-chip pull-up resistors of P00 to P03, P10 to P17, P30 to P33, P70 to P77, P120, or P140 are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in PU0, PU1, PU3, PU7, PU12, and PU14. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of PU0, PU1, PU3, PU7, PU12, and PU14.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

7

0

1

PU14

6

0

5

0

On-chip pull-up resistor connected

4

0

3

0

Caution Use of a pull-up resistor can be specified for P60 to P63 pins by a mask option only in the mask ROM versions.

Figure 4-20. Format of Pull-up Resistor Option Register

Symbol 6 5 4 3 2 1 0 Address After reset R/W PU0 0 PU03 PU00 0 0 0 PU<sub>02</sub> PU01 FF30H 00H R/W 7 6 5 4 3 2 1 0 PU17 PU1 PU16 PU15 PU14 PU13 PU12 PU11 PU10 FF31H 00H R/W 5 4 3 2 1 0 PU3 0 PU33 PU32 PU31 PU30 0 0 0 FF33H 00H R/W 5 6 4 3 2 1 0 PU7 PU77 PU76 PU75 PU74 PU73 PU72 PU71 PU70 FF37H 00H R/W 6 5 4 3 2 1 0 PU12 0 0 0 0 0 0 0 PU120 FF3CH 00H R/W

PUmn
Pmn pin on-chip pull-up resistor selection
(m = 0, 1, 3, 7, 12, 14; n = 0 to 7)

On-chip pull-up resistor not connected

2

0

1

0

0

PU140

FF3EH

00H

R/W

## 4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

Caution In the case of a 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.

#### 4.4.1 Writing to I/O port

#### (1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared by reset.

#### (2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

## 4.4.2 Reading from I/O port

## (1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

#### (2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

#### 4.4.3 Operations on I/O port

#### (1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared by reset.

#### (2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change.

#### **CHAPTER 5 CLOCK GENERATOR**

#### 5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.

The following three system clock oscillators are available.

- X1 oscillator
  - The X1 oscillator oscillates a clock of  $f_{XP} = 2.0$  to 12.0 MHz<sup>Note</sup>. Oscillation can be stopped by executing the STOP instruction or setting the main OSC control register (MOC) and processor clock control register (PCC).
- Internal oscillator

The internal oscillator oscillates a clock of  $f_R = 240$  kHz (TYP.). Oscillation can be stopped by setting the internal oscillation mode register (RCM) when "Can be stopped by software" is set by a mask option and the X1 input clock is used as the CPU clock.

· Subsystem clock oscillator

The subsystem clock oscillator oscillates a clock of fxT = 32.768 kHz. Oscillation cannot be stopped. When subsystem clock oscillator is not used, setting not to use the on-chip feedback resistor is possible using the processor clock control register (PCC), and the operating current can be reduced in the STOP mode.

★ Note Expanded-specification products of standard products and (A) grade products: fxp = 2.0 to 12.0 MHz
Conventional products of standard products and (A) grade products, (A1) grade products: fxp = 2.0 to 10.0 MHz

(A2) grade products: fxp = 2.0 to 8.38 MHz

Remarks 1. fxp: X1 input clock oscillation frequency

2. fr: Internal oscillation clock frequency

3. fxT: Subsystem clock oscillation frequency

#### 5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

**Table 5-1. Configuration of Clock Generator** 

Item	Configuration
Control registers	Processor clock control register (PCC)
	Internal oscillation mode register (RCM)
	Main clock mode register (MCM)
	Main OSC control register (MOC)
	Oscillation stabilization time counter status register (OSTC)
	Oscillation stabilization time select register (OSTS)
Oscillator	X1 oscillator
	Internal oscillator
	Subsystem clock oscillator




Figure 5-1. Block Diagram of Clock Generator

## 5.3 Registers Controlling Clock Generator

The following six registers are used to control the clock generator.

- Processor clock control register (PCC)
- Internal oscillation mode register (RCM)
- Main clock mode register (MCM)
- Main OSC control register (MOC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

# (1) Processor clock control register (PCC)

The PCC register is used to select the CPU clock, the division ratio, main system clock oscillator operation/stop and whether to use the on-chip feedback resistor<sup>Note</sup> of the subsystem clock oscillator.

PCC can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears PCC to 00H.

\* Note The feedback resistor is required to control the bias point of the oscillation waveform so that the bias point is in the middle of the power supply voltage (see Figure 5-11 Subsystem Clock Feedback Resistor).

Figure 5-2. Format of Processor Clock Control Register (PCC)

Address: FFFBH After reset: 00H R/WNote 1

Symbol PCC

<7>	<6>	<5>	<4>	3	2	1	0
MCC	FRC	CLS	CSS	0	PCC2	PCC1	PCC0

MCC	Control of X1 oscillator operation Note 2
0	Oscillation possible
1	Oscillation stopped

FRC	Subsystem clock feedback resistor selection				
0	On-chip feedback resistor used				
1	On-chip feedback resistor not used <sup>Note 3</sup>				

CLS	CPU clock status				
0	1 input clock or internal oscillation clock				
1	Subsystem clock				

CSS <sup>Note 4</sup>	PCC2	PCC1	PCC0	CPU Clock (fcpu) Selection		
					MCM0 = 0	MCM0 = 1
0	0	0	0	fx	fR	fxp
	0	0	1	fx/2	f <sub>R</sub> /2 <sup>Note 5</sup>	fxp/2
	0	1	0	fx/2 <sup>2</sup>	Setting prohibited	f <sub>XP</sub> /2 <sup>2</sup>
	0	1	1	fx/2 <sup>3</sup>	Setting prohibited	f <sub>XP</sub> /2 <sup>3</sup>
	1	0	0	fx/2 <sup>4</sup>	Setting prohibited	fxp/2 <sup>4</sup>
1	0	0	0	fхт/2		
	0	0	1			
	0	1	0			
	0	1	1			
	1	0	0			
	Other tha	an above		Setting prohibited	d	•

#### **Notes 1.** Bit 5 is read-only.

- 2. When the CPU is operating on the subsystem clock, MCC should be used to stop the X1 oscillator operation. When the CPU is operating on the internal oscillation clock, use bit 7 (MSTOP) of the main OSC control register (MOC) to stop the X1 oscillator operation (this cannot be set by MCC). A STOP instruction should not be used.
- Clear this bit to 0 when the subsystem clock is used and set to 1 when the subsystem clock is not used.
  - **4.** Be sure to switch CSS from 1 to 0 when bits 1 (MCS) and 0 (MCM0) of the main clock mode register (MCM) are 1.
  - 5. Setting is prohibited for the (A1) and (A2) grade products.

#### Caution Be sure to clear bit 3 to 0.

Remarks 1. MCM0: Bit 0 of the main clock mode register (MCM)

- 2. fx: Main system clock oscillation frequency (X1 input clock oscillation frequency or internal oscillation clock frequency)
- 3. fr.: Internal oscillation clock frequency
- 4. fxp: X1 input clock oscillation frequency
- **5.** fxT: Subsystem clock oscillation frequency

The fastest instruction can be executed in 2 clocks of the CPU clock in the 78K0/KD1. Therefore, the relationship between the CPU clock (fcpu) and the minimum instruction execution time is as shown in Table 5-2.

Table 5-2. Relationship Between CPU Clock and Minimum Instruction Execution Time

CPU Clock (fcpu)	Minimum Instruction Execution Time: 2/fcpu						
	X1 Input	Clock <sup>Note 1</sup>	Internal Oscillation Clock <sup>Note 1</sup>	Subsystem Clock			
	At 10 MHz Operation	At 12 MHz Operation <sup>Note 2</sup>	(at 240 kHz (TYP.) Operation)	(at 32.768 kHz Operation)			
fx	0.2 <i>μ</i> s	0.166 <i>μ</i> s	8.3 μs (TYP.)	-			
fx/2	0.4 <i>μ</i> s	0.333 <i>μ</i> s	16.6 μs (TYP.) <sup>Note 3</sup>	-			
fx/2 <sup>2</sup>	0.8 <i>μ</i> s	0.666 <i>μ</i> s	Setting prohibited	-			
fx/2 <sup>3</sup>	1.6 <i>μ</i> s	1.333 <i>μ</i> s	Setting prohibited	-			
fx/2 <sup>4</sup>	3.2 <i>μ</i> s	2.666 μs	Setting prohibited	_			
fxт/2	-	_	-	122.1 <i>μ</i> s			

- **Notes 1.** The main clock mode register (MCM) is used to set the CPU clock (X1 input clock/internal oscillation clock) (see **Figure 5-4**).
  - 2. Expanded-specification products of standard products and (A) grade products only
  - 3. Setting is prohibited for the (A1) and (A2) grade products.

## (2) Internal oscillation mode register (RCM)

This register sets the operation mode of the internal oscillator.

This register is valid when "Can be stopped by software" is set for the internal oscillator by a mask option, and the X1 input clock or subsystem clock is selected as the CPU clock. If "Cannot be stopped" is selected for the internal oscillator by a mask option, settings for this register are invalid.

RCM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 5-3. Format of Internal Oscillation Mode Register (RCM)

Address: FFA0H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	<0>
RCM	0	0	0	0	0	0	0	RSTOP

RSTOP	Internal oscillator oscillating/stopped
0	Internal oscillator oscillating
1	Internal oscillator stopped

Caution Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1 before setting RSTOP.

## (3) Main clock mode register (MCM)

This register sets the CPU clock (X1 input clock/internal oscillation clock). MCM can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 5-4. Format of Main Clock Mode Register (MCM)

Address: FFA1H After reset: 00H			R/W <sup>Note</sup>					
Symbol	7	6	5	4	3	2	<1>	<0>
MCM	0	0	0	0	0	0	MCS	мсмо

MCS	CPU clock status
0	Operates with internal oscillation clock
1	Operates with X1 input clock

МСМ0	Selection of clock supplied to CPU
0	Internal oscillation clock
1	X1 input clock

Note Bit 1 is read-only.

Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the divided clock of the internal oscillator output (fx) is supplied to the peripheral hardware (fx = 240 kHz (TYP.)).

Operation of the peripheral hardware with the internal oscillation clock cannot be guaranteed. Therefore, when the internal oscillation clock is selected as the clock supplied to the CPU, do not use peripheral hardware. In addition, stop the peripheral hardware before switching the clock supplied to the CPU from the X1 input clock to the internal oscillation clock. Note, however, that the following peripheral hardware can be used when the CPU operates on the internal oscillation clock.

- Watchdog timer
- Clock monitor
- 8-bit timer H1 when f<sub>R</sub>/2<sup>7</sup> is selected as count clock
- Peripheral hardware selecting external clock as the clock source (Except when external count clock of TM00 is selected (Tl000 valid edge))
- 2. Set MCS = 1 and MCM0 = 1 before switching subsystem clock operation to X1 input clock operation (bit 4 (CSS) of the processor clock control register (PCC) is changed from 1 to 0).

#### (4) Main OSC control register (MOC)


This register selects the operation mode of the X1 input clock.

This register is used to stop the X1 oscillator operation when the CPU is operating with the internal oscillation clock. Therefore, this register is valid only when the CPU is operating with the internal oscillation clock.

MOC can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 5-5. Format of Main OSC Control Register (MOC)



- Cautions 1. Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 0 before setting MSTOP.
  - 2. To stop X1 oscillation when the CPU is operating on the subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to 1 (setting by MSTOP is not possible).

#### (5) Oscillation stabilization time counter status register (OSTC)

1

1

1

1

1

This is the status register of the X1 input clock oscillation stabilization time counter. If the internal oscillation clock is used as the CPU clock, the X1 input clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by  $\overline{RESET}$  input, POC, LVI, clock monitor, and WDT), the STOP instruction, MSTOP = 1, and MCC = 1 clear OSTC to 00H.

Figure 5-6. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FF	A3H After	reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16
	MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation	n stabilization ti	me status
							When fxp = 10 MHz	When fxp = 12 MHz <sup>Note</sup>
	1	0	0	0	0	2 <sup>11</sup> /f <sub>XP</sub> min.	204.8 <i>μ</i> s min.	170.7 $\mu$ s min.
	1	1	0	0	0	2 <sup>13</sup> /f <sub>XP</sub> min.	819.2 <i>μ</i> s min.	682.7 $\mu$ s min.
	1	1	1	0	0	2 <sup>14</sup> /f <sub>XP</sub> min.	1.64 ms min.	1.37 ms min.

Note Expanded-specification products of standard products and (A) grade products only

1

1

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

0

1

- 2. If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

2<sup>15</sup>/fxp min.

216/fxp min.

3.27 ms min.


6.55 ms min.

2.73 ms min.

5.46 ms min.

The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

 The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



Remark fxp: X1 input clock oscillation frequency

#### (6) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 oscillation stabilization wait time when STOP mode is released.

The wait time set by OSTS is valid only after STOP mode is released with the X1 input clock selected as CPU clock. After STOP mode is released with the internal oscillation clock selected as CPU clock, the oscillation stabilization time must be confirmed by OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 05H.

Figure 5-7. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FF	A4H After	reset: 05H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection				
				When fxp = 10 MHz	When $f_{XP} = 12 \text{ MHz}^{Note}$		
0	0	1	2 <sup>11</sup> /f <sub>XP</sub>	204.8 μs	170.7 <i>μ</i> s		
0	1	0	2 <sup>13</sup> /f <sub>XP</sub>	819.2 μs	682.7 μs		
0	1	1	2 <sup>14</sup> /f <sub>XP</sub>	1.64 ms	1.37 ms		
1	0	0	2 <sup>15</sup> /f <sub>XP</sub>	3.27 ms	2.73 ms		
1	0	1	2 <sup>16</sup> /f <sub>XP</sub>	6.55 ms	5.46 ms		
0	ther than abov	ve	Setting prohibited				


Note Expanded-specification products of standard products and (A) grade products only

Cautions 1. To set the STOP mode while the X1 input clock is used as the CPU clock, set OSTS before executing the STOP instruction.

- 2. Before setting OSTS, confirm with OSTC that the desired oscillation stabilization time has elapsed.
- If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

4. The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



Remark fxp: X1 input clock oscillation frequency

\*

\_

111

# 5.4 System Clock Oscillator

#### 5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator connected to the X1 and X2 pins.

An external clock can be input to the X1 oscillator when the REGC pin is directly connected to  $V_{DD}$ . In this case, input the clock signal to the X1 pin and input the inverse signal to the X2 pin.

Figure 5-8 shows the examples of the external circuit of the X1 oscillator.

Figure 5-8. Examples of External Circuit of X1 Oscillator

# (a) Crystal, ceramic oscillation (b) External clock External clock Crystal resonator or ceramic resonator


#### 5.4.2 Subsystem clock oscillator

The subsystem clock oscillator oscillates with a crystal resonator (Standard: 32.768 kHz) connected to the XT1 and XT2 pins.

External clocks can be input to the subsystem clock oscillator when the REGC pin is directly connected to  $V_{DD}$ . In this case, input the clock signal to the XT1 pin and the inverse signal to the XT2 pin.

Figure 5-9 shows the examples of the external circuit of the subsystem clock oscillator.

Figure 5-9. Examples of External Circuit of Subsystem Clock Oscillator



Cautions are listed on the next page.

Caution When using the X1 oscillator and subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in Figures 5-8 and 5-9 to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- . Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

Note that the subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption.

Figure 5-10 shows examples of incorrect resonator connection.





Figure 5-10. Examples of Incorrect Resonator Connection (1/2)


**Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Figure 5-10. Examples of Incorrect Resonator Connection (2/2)


# (c) Wiring near high alternating current



(d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



(e) Signals are fetched



**Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

#### 5.4.3 When subsystem clock is not used


If it is not necessary to use the subsystem clock for low power consumption operations and watch operations, connect the XT1 and XT2 pins as follows.

★ XT1: Connect directly to EVss or Vss<sup>Note</sup>

XT2: Leave open

- \* Note This refers to connection in products with a rank other than K and I. For connection in the products with rank K or I, refer to Note 1 of Table 2-2 Pin I/O Circuit Types.
- ★ When the subsystem clock is not used, set so that the use of the on-chip feedback resistor is disabled (setting bit 6 (FRC) of the processor clock control register (PCC) to 1) after a reset is released.

Figure 5-11. Subsystem Clock Feedback Resistor



**Remark** The feedback resistor is required to control the bias point of the oscillation waveform so that the bias point is in the middle of the power supply voltage.

#### 5.4.4 Internal oscillator

An internal oscillator is incorporated in the 78K0/KD1.

"Can be stopped by software" or "Cannot be stopped" can be selected using a mask option. The internal oscillator always oscillates the internal oscillation clock after RESET release (240 kHz (TYP.)).

# 5.4.5 Prescaler

The prescaler generates various clocks by dividing the X1 oscillator output when the X1 input clock is selected as the clock to be supplied to the CPU.

Caution When the internal oscillation clock is selected as the clock supplied to the CPU, the prescaler generates various clocks by dividing the internal oscillator output (fx = 240 kHz (TYP.)).

# 5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode.

- X1 input clock fxp
- Internal oscillation clock fR
- Subsystem clock fxT
- CPU clock fcpu
- · Clock to peripheral hardware

The CPU starts operation when the internal oscillator starts outputting after reset release in the 78K0/KD1, thus enabling the following.

#### (1) Enhancement of security function

When the X1 input clock is set as the CPU clock by the default setting, the device cannot operate if the X1 input clock is damaged or badly connected and therefore does not operate after reset is released. However, the start clock of the CPU is the internal oscillation clock, so the device can be started by the internal oscillation clock after reset release by the clock monitor (detection of X1 input clock stop). Consequently, the system can be safely shut down by performing a minimum operation, such as acknowledging a reset source by software or performing safety processing when there is a malfunction.

# (2) Improvement of performance

Because the CPU can be started without waiting for the X1 input clock oscillation stabilization time, the total performance can be improved.

A timing diagram of the CPU default start using the internal oscillator is shown in Figure 5-12.




Figure 5-12. Timing Diagram of CPU Default Start Using Internal Oscillator


**Note** Check using the oscillation stabilization time counter status register (OSTC).

- (a) When the RESET signal is generated, bit 0 of the main clock mode register (MCM) is set to 0 and the internal oscillation clock is set as the CPU clock. However, a clock is supplied to the CPU after 17 clocks of the internal oscillation clock have elapsed after RESET release (or clock supply to the CPU stops for 17 clocks). During the RESET period, oscillation of the X1 input clock and internal oscillation clock is stopped.
- (b) After RESET release, the CPU clock can be switched from the internal oscillation clock to the X1 input clock using bit 0 (MCM0) of the main clock mode register (MCM) after the X1 input clock oscillation stabilization time has elapsed. At this time, check the oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) before switching the CPU clock. The CPU clock status can be checked using bit 1 (MCS) of MCM.
- (c) The internal oscillator can be set to stopped/oscillating using the internal oscillation mode register (RCM) when "Can be stopped by software" is selected for the internal oscillator by a mask option, if the X1 input or subsystem clock is used as the CPU clock. Make sure that MCS is 1 at this time.
- (d) When the internal oscillation clock is used as the CPU clock, the X1 input clock can be set to stopped/oscillating using the main OSC control register (MOC). Make sure that MCS is 0 at this time. When the subsystem clock is used as the CPU clock, whether the X1 input clock stops or oscillates can be set by the processor clock control register (PCC). In addition, HALT mode can be used during operation with the subsystem clock, but STOP mode cannot be used (subsystem clock oscillation cannot be stopped by the STOP instruction).
- (e) Select the X1 input clock oscillation stabilization time (2<sup>11</sup>/fxP, 2<sup>13</sup>/fxP, 2<sup>14</sup>/fxP, 2<sup>15</sup>/fxP, 2<sup>16</sup>/fxP) using the oscillation stabilization time select register (OSTS) when releasing STOP mode while X1 input clock is being used as the CPU clock. In addition, when releasing STOP mode while RESET is released and the internal oscillation clock is being used as the CPU clock, check the X1 input clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC).

A status transition diagram of this product is shown in Figure 5-13, and the relationship between the operation clocks in each operation status and between the oscillation control flag and oscillation status of each clock are shown in Tables 5-3 and 5-4, respectively.

Figure 5-13. Status Transition Diagram (1/4)


# (1) When "Internal oscillator can be stopped by software" is selected by mask option (when subsystem clock is not used)



- **Notes 1.** When shifting from status 3 to status 4, make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1.
  - Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
  - 3. When shifting from status 2 to status 1, make sure that MCS is 0.
  - 4. When "Internal oscillator can be stopped by software" is selected by a mask option, the watchdog timer stops operating in the HALT and STOP modes, regardless of the source clock of the watchdog timer. However, oscillation of the internal oscillator does not stop even in the HALT and STOP modes if RSTOP = 0.
  - 5. All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Figure 5-13. Status Transition Diagram (2/4)


# (2) When "Internal oscillator can be stopped by software" is selected by mask option (when subsystem clock is used)



- **Notes 1.** When shifting from status 3 to status 4, make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1.
  - Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
  - 3. When shifting from status 2 to status 1, make sure that MCS is 0.
  - 4. When "Internal oscillator can be stopped by software" is selected by a mask option, the clock supply to the watchdog timer is stopped after the HALT or STOP instruction has been executed, regardless of the setting of bit 0 (RSTOP) of the internal oscillation mode register (RCM) and bit 0 (MCM0) of the main clock mode register (MCM).
  - **5.** The operation cannot be shifted between subsystem clock operation and internal oscillation clock operation.
  - 6. All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Figure 5-13. Status Transition Diagram (3/4)


# (3) When "Internal oscillator cannot be stopped" is selected by mask option (when subsystem clock is not used)



- **Notes 1.** Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
  - 2. When shifting from status 2 to status 1, make sure that MCS is 0.
  - 3. The watchdog timer operates using the internal oscillation clock even in STOP mode if "Internal oscillator cannot be stopped" is selected by a mask option. Internal oscillation clock division can be selected as the count source of 8-bit timer H1 (TMH1), so clear the watchdog timer using the TMH1 interrupt request before watchdog timer overflow. If this processing is not performed, an internal reset signal is generated at watchdog timer overflow after STOP instruction execution.
  - All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Figure 5-13. Status Transition Diagram (4/4)

# (4) When "Internal oscillator cannot be stopped" is selected by mask option (when subsystem clock is used)



- **Notes 1.** Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock oscillation stabilization time status using the oscillation stabilization time counter status register (OSTC).
  - 2. When shifting from status 2 to status 1, make sure that MCS is 0.
  - 3. The watchdog timer operates using the internal oscillation clock even in STOP mode if "Internal oscillator cannot be stopped" is selected by a mask option. Internal oscillation clock division can be selected as the count source of 8-bit timer H1 (TMH1), so clear the watchdog timer using the TMH1 interrupt request before watchdog timer overflow. If this processing is not performed, an internal reset signal is generated at watchdog timer overflow after STOP instruction execution.
  - **4.** The operation cannot be shifted between subsystem clock operation and internal oscillation clock operation.
  - 5. All reset sources (RESET input, POC, LVI, clock monitor, and WDT)

Table 5-3. Relationship Between Operation Clocks in Each Operation Status

Status	X1 Os	X1 Oscillator Internal Oscillator Subsystem CPU Clock		Internal Oscillator			Prescaler Clock						
Operation	MSTOP = 0	MSTOP = 1	Note 1	Note 2		Note 2		Note 2		Clock	After	Supplied to	Peripherals
Mode	MCC = 0	MCC = 1		RSTOP = 0	RSTOP = 1	Oscillator	Release	MCM0 = 0	MCM0 = 1				
Reset	Stopped		Stopped			Oscillating	Internal oscillation	Stopped					
STOP			Oscillating	Oscillating	Stopped		Note 3	Stopped					
HALT	Oscillating	Stopped					Note 4	Internal oscillation	X1				

Notes 1. When "Cannot be stopped" is selected for the internal oscillator by a mask option.

- 2. When "Can be stopped by software" is selected for the internal oscillator by a mask option.
- 3. Operates using the CPU clock at STOP instruction execution.
- 4. Operates using the CPU clock at HALT instruction execution.

Caution The RSTOP setting is valid only when "Can be stopped by software" is set for the internal oscillator by a mask option.

**Remark** MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)
RSTOP: Bit 0 of the internal oscillation mode register (RCM)
MCM0: Bit 0 of the main clock mode register (MCM)

Table 5-4. Oscillation Control Flags and Clock Oscillation Status

		X1 Oscillator	Internal Oscillator
MSTOP = 1 <sup>Note</sup>	RSTOP = 0	Stopped	Oscillating
	RSTOP = 1	Setting prohibited	
MSTOP = 0 <sup>Note</sup>	RSTOP = 0	Oscillating	Oscillating
	RSTOP = 1		Stopped
MCC = 1 <sup>Note</sup>	RSTOP = 0	Stopped	Oscillating
	RSTOP = 1		Stopped
MCC = 0 <sup>Note</sup>	RSTOP = 0	Oscillating	Oscillating
	RSTOP = 1		Stopped

Note Setting X1 oscillator oscillating/stopped differs depending on the CPU clock used.

- When the internal oscillation clock is used as the CPU clock: Set using the MSTOP bit
- When the subsystem clock is used as the CPU clock: Set using the MCC bit

Caution The RSTOP setting is valid only when "Can be stopped by software" is set for the internal oscillator by a mask option.

**Remark** MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)
RSTOP: Bit 0 of the internal oscillation mode register (RCM)

# 5.6 Time Required to Switch Between Internal Oscillation Clock and X1 Input Clock

Bit 0 (MCM0) of the main clock mode register (MCM) is used to switch between the internal oscillation clock and X1 input clock.

In the actual switching operation, switching does not occur immediately after MCM0 rewrite; several instructions are executed using the pre-switch clock after switching MCM0 (see **Table 5-5**).

Bit 1 (MCS) of MCM is used to judge that operation is performed using either the internal oscillation clock or X1 input clock.

To stop the original clock after switching the clock, wait for the number of clocks shown in Table 5-5.

#### Table 5-5. Maximum Time Required to Switch Between Internal Oscillation Clock and X1 Input Clock

PCC			Time Required for S	Switching
PCC2	PCC1	PCC0	X1 → Internal Oscillation	Internal Oscillation $\rightarrow$ X1
0	0	0	fxp/fr + 1 clock	2 clocks
0	0	1	fxp/2f <sub>R</sub> + 1 clock <sup>Note</sup>	2 clocks <sup>Note</sup>

**Note** Setting is prohibited for the (A1) and (A2) grade products.

Caution To calculate the maximum time, set fR = 120 kHz.

Remarks 1. PCC: Processor clock control register

2. fxp: X1 input clock oscillation frequency

3. fr.: Internal oscillation clock frequency

4. The maximum time is the number of clocks of the CPU clock before switching.

# 5.7 Time Required for CPU Clock Switchover

The CPU clock can be switched using bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC).

The actual switchover operation is not performed immediately after rewriting to the PCC; operation continues on the pre-switchover clock for several instructions (see **Table 5-6**).

Whether the system is operating on the X1 input clock (or internal oscillation clock) or the subsystem clock can be ascertained using bit 5 (CLS) of the PCC register.

#### Set Value After Switchover Set Value Before Switchover CSS PCC2 PCC1 PCC0 CSS 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 16 clocks 16 clocks 16 clocks 16 clocks 2fxp/fxt clocks (733 clocks) 0 0 1 8 clocks 8 clocks 8 clocks 8 clocks fxp/fxt clocks (367 clocks) 0 0 4 clocks 4 clocks 4 clocks 1 4 clocks fxp/2fxt clocks (184 clocks) 0 1 1 2 clocks 2 clocks 2 clocks 2 clocks fxp/4fxt clocks (92 clocks) 0 1 clock 1 0 1 clock 1 clock 1 clock fxp/8fxt clocks (46 clocks) 1 X X × 2 clocks 2 clocks 2 clocks 2 clocks 2 clocks

Table 5-6. Maximum Time Required for CPU Clock Switchover

- Cautions 1. Selection of the CPU clock cycle division factor (PCC0 to PCC2) and switchover from the X1 input clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously.
  - Simultaneous setting is possible, however, for selection of the CPU clock cycle division factor (PCC0 to PCC2) and switchover from the subsystem clock to the X1 input clock (changing CSS from 1 to 0).
- Setting the following values is prohibited when the CPU operates on the internal oscillation clock.
  - CSS, PCC2, PCC1, PCC0 = 0, 0, 0, 1 (settable only for standard products and (A) grade products)
  - CSS, PCC2, PCC1, PCC0 = 0, 0, 1, 0
  - CSS, PCC2, PCC1, PCC0 = 0, 0, 1, 1
  - CSS, PCC2, PCC1, PCC0 = 0, 1, 0, 0


**Remarks 1.** The maximum time is the number of clocks of the CPU clock before switching.

**2.** Figures in parentheses apply to operation with  $f_{XP} = 12$  MHz and  $f_{XT} = 32.768$  kHz.

# 5.8 Clock Switching Flowchart and Register Setting

# 5.8.1 Switching from internal oscillation clock to X1 input clock


Figure 5-14. Switching from Internal Oscillation Clock to X1 Input Clock (Flowchart)



**Note** Check the oscillation stabilization wait time of the X1 oscillator after reset release using the OSTC register and then switch to the X1 input clock operation after the oscillation stabilization wait time has elapsed. The OSTS register setting is valid only after STOP mode is released by interrupt during X1 input clock operation.

# 5.8.2 Switching from X1 input clock to internal oscillation clock


Figure 5-15. Switching from X1 Input Clock to Internal Oscillation Clock (Flowchart)



Note Required only when "Can be stopped by software" is selected for the internal oscillator by a mask option.

# 5.8.3 Switching from X1 input clock to subsystem clock


Figure 5-16. Switching from X1 Input Clock to Subsystem Clock (Flowchart)



Note Set CSS to 1 after confirming that oscillation of the subsystem clock is stabilized.

# 5.8.4 Switching from subsystem clock to X1 input clock

Figure 5-17. Switching from Subsystem Clock to X1 Input Clock (Flowchart)



#### 5.8.5 Register settings

The table below shows the statuses of the setting flags and status flags when each mode is set.

Table 5-7. Clock and Register Setting

fcpu	Mode		Setting Flag				Status Flag	
		PCC F	legister	МСМ	мос	RCM	PCC	MCM
				Register	Register	Register	Register	Register
		MCC	css	мсмо	MSTOP	RSTOP <sup>Note 1</sup>	CLS	MCS
X1 input clock <sup>Note 2</sup>	Internal oscillator oscillating	0	0	1	0	0	0	1
	Internal oscillator stopped	0	0	1	0	1	0	1
Internal oscillation	X1 oscillating	0	0	0	0	0	0	0
clock	X1 stopped	O <sup>Note 3</sup>	0	0	1	0	0	0
Subsystem	X1 oscillating, internal oscillator oscillating	0	1	1 Note 5	O <sup>Note 6</sup>	0	1	1
clock <sup>Note 4</sup>	X1 stopped, internal oscillator oscillating	1	1	1 Note 5	O <sup>Note 6</sup>	0	1	1
	X1 oscillating, internal oscillator stopped	0	1	1 Note 5	O <sup>Note 6</sup>	1	1	1
	X1 stopped, internal oscillator stopped	1	1	1 Note 5	O <sup>Note 6</sup>	1	1	1

- Notes 1. Valid only when "Can be stopped by software" is selected for the internal oscillator by a mask option.
  - 2. Do not set MCC = 1 or MSTOP = 1 during X1 input clock operation (even if MCC = 1 or MSTOP = 1 is set, the X1 oscillation does not stop).
  - 3. Do not set MCC = 1 during internal oscillation clock operation (even if MCC = 1 is set, the X1 oscillation does not stop). To stop X1 oscillation during internal oscillation clock operation, use MSTOP.
  - **4.** Shifting to subsystem clock operation mode must be performed from the X1 input clock operation mode. From subsystem clock operation mode, only X1 input clock operation mode can be shifted to.
  - **5.** Do not set MCM0 = 0 (shifting to internal oscillation clock operation) during subsystem clock operation.
  - **6.** Do not set MSTOP = 1 during subsystem clock operation (even if MSTOP = 1 is set, X1 oscillation does not stop). To stop X1 oscillation during subsystem clock operation, use MCC.

# CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00

#### 6.1 Functions of 16-Bit Timer/Event Counter 00

16-bit timer/event counter 00 has the following functions.

- Interval timer
- PPG output
- Pulse width measurement
- · External event counter
- Square-wave output
- One-shot pulse output

#### (1) Interval timer

16-bit timer/event counter 00 generates an interrupt request at the preset time interval.

#### (2) PPG output

16-bit timer/event counter 00 can output a rectangular wave whose frequency and output pulse width can be set freely.

#### (3) Pulse width measurement

16-bit timer/event counter 00 can measure the pulse width of an externally input signal.

# (4) External event counter

16-bit timer/event counter 00 can measure the number of pulses of an externally input signal.

#### (5) Square-wave output

16-bit timer/event counter 00 can output a square wave with any selected frequency.

#### (6) One-shot pulse output

16-bit timer/event counter 00 can output a one-shot pulse whose output pulse width can be set freely.

# 6.2 Configuration of 16-Bit Timer/Event Counter 00


16-bit timer/event counter 00 includes the following hardware.

Table 6-1. Configuration of 16-Bit Timer/Event Counter 00

Item	Configuration
Timer counter	16 bits (TM00)
Register	16-bit timer capture/compare register: 16 bits (CR000, CR010)
Timer input	TI000, TI010
Timer output	TO00, output controller
Control registers	16-bit timer mode control register 00 (TMC00) 16-bit timer capture/compare control register 00 (CRC00) 16-bit timer output control register 00 (TOC00) Prescaler mode register 00 (PRM00) Port mode register 0 (PM0) Port register 0 (P0)

Figure 6-1 shows the block diagram.

Figure 6-1. Block Diagram of 16-Bit Timer/Event Counter 00




#### (1) 16-bit timer counter 00 (TM00)

TM00 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the input clock.

Figure 6-2. Format of 16-Bit Timer Counter 00 (TM00)



The count value is reset to 0000H in the following cases.

- <1> At RESET input
- <2> If TMC003 and TMC002 are cleared
- <3> If the valid edge of Tl000 is input in the mode in which clear & start occurs when inputting the valid edge of Tl000
- <4> If TM00 and CR000 match in the mode in which clear & start occurs on a match of TM00 and CR000
- <5> OSPT00 is set to 1 in one-shot pulse output mode


#### (2) 16-bit timer capture/compare register 000 (CR000)

CR000 is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC000) of capture/compare control register 00 (CRC000).

CR000 can be set by a 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 6-3. Format of 16-Bit Timer Capture/Compare Register 000 (CR000)



## • When CR000 is used as a compare register

The value set in CR000 is constantly compared with the 16-bit timer counter 00 (TM00) count value, and an interrupt request (INTTM000) is generated if they match. The set value is held until CR000 is rewritten.

#### • When CR000 is used as a capture register

It is possible to select the valid edge of the TI000 pin or the TI010 pin as the capture trigger. The TI000 or TI010 valid edge is set using prescaler mode register 00 (PRM00) (see **Table 6-2**).

Table 6-2. CR000 Capture Trigger and Valid Edges of Tl000 and Tl010 Pins

#### (1) TI000 pin valid edge selected as capture trigger (CRC001 = 1, CRC000 = 1)

CR000 Capture Trigger	TI000 Pin Valid Edge						
		ES001	ES000				
Falling edge	Rising edge	0	1				
Rising edge	Falling edge	0	0				
No capture operation	Both rising and falling edges	1	1				

#### (2) TI010 pin valid edge selected as capture trigger (CRC001 = 0, CRC000 = 1)

CR000 Capture Trigger	TI010 Pin Valid Edge						
		ES101	ES100				
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

**Remarks 1.** Setting ES001, ES000 = 1, 0 and ES101, ES100 = 1, 0 is prohibited.

**2.** ES001, ES000: Bits 5 and 4 of prescaler mode register 00 (PRM00)

ES101, ES100: Bits 7 and 6 of prescaler mode register 00 (PRM00)

CRC001, CRC000: Bits 1 and 0 of capture/compare control register 00 (CRC00)

# Cautions 1. Set a value other than 0000H to CR000 in the mode in which clear & start occurs on a match of TM00 and CR000.

- 2. If CR000 is set to 0000H in the free-running mode and in the clear mode using the valid edge of the Tl000 pin, an interrupt request (INTTM000) is generated when the value of CR000 changes from 0000H to 0001H following TM00 overflow (FFFFH). Moreover, INTTM000 is generated after a match of TM00 and CR000 is detected, a valid edge of the Tl010 pin is detected, or the timer is cleared by a one-shot trigger.
- When P01 is used as the valid edge input pin of Tl010, it cannot be used as the timer output (TO00). Moreover, when P01 is used as TO00, it cannot be used as the valid edge input pin of Tl010.
- 4. When CR000 is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value).
  If timer count stop and capture trigger input conflict, the captured data is undefined.
- 5. Do not rewrite CR000 during TM00 operation.


#### (3) 16-bit timer capture/compare register 010 (CR010)

CR010 is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC002) of capture/compare control register 00 (CRC00).

CR010 can be set by a 16-bit memory manipulation instruction.

RESET input clears this register to 0000H.

Figure 6-4. Format of 16-Bit Timer Capture/Compare Register 010 (CR010)



# • When CR010 is used as a compare register

The value set in CR010 is constantly compared with 16-bit timer counter 00 (TM00) count value, and an interrupt request (INTTM010) is generated if they match. The set value is held until CR010 is rewritten.

#### • When CR010 is used as a capture register

It is possible to select the valid edge of the Tl000 pin as the capture trigger. The Tl000 valid edge is set by prescaler mode register 00 (PRM00) (see **Table 6-3**).

Table 6-3. CR010 Capture Trigger and Valid Edge of Tl000 Pin (CRC002 = 1)

CR010 Capture Trigger	TI000 Pin Valid	TI000 Pin Valid Edge					
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

**Remarks 1.** Setting ES001, ES000 = 1, 0 is prohibited.

2. ES001, ES000: Bits 5 and 4 of prescaler mode register 00 (PRM00)CRC002: Bit 2 of capture/compare control register 00 (CRC00)

- Cautions 1. If the CR010 register is cleared to 0000H, an interrupt request (INTTM010) is generated when the value changes from 0000H to 0001H after an overflow (FFFFH) of TM00. Moreover, INTTM010 is generated after a match of TM00 and CR010 is detected, a valid edge of the TI000 pin is detected, or the timer is cleared by a one-shot trigger.
  - When CR010 is used as a capture register, read data is undefined if the register read time
    and capture trigger input conflict (the capture data itself is the correct value).
     If count stop input and capture trigger input conflict, the captured data is undefined.
  - 3. CR010 can be rewritten during TM00 operation. For details, see Caution 2 in Figure 6-15.

# 6.3 Registers Controlling 16-Bit Timer/Event Counter 00

The following six registers are used to control 16-bit timer/event counter 00.

- 16-bit timer mode control register 00 (TMC00)
- Capture/compare control register 00 (CRC00)
- 16-bit timer output control register 00 (TOC00)
- Prescaler mode register 00 (PRM00)
- Port mode register 0 (PM0)
- Port register 0 (P0)

# (1) 16-bit timer mode control register 00 (TMC00)

This register sets the 16-bit timer operating mode, the 16-bit timer counter 00 (TM00) clear mode, and output timing, and detects an overflow.

TMC00 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC00 to 00H.

Caution 16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 are set to values other than 0, 0 (operation stop mode), respectively. Clear TMC002 and TMC003 to 0, 0 to stop the operation.

Figure 6-5. Format of 16-Bit Timer Mode Control Register 00 (TMC00)

Address	: FFBA	AH A	fter rese	et: 00H	I R/W	1		
Symbol	7	6	5	4	3	2	1	<0>
TMC00	0	0	0	0	TMC003	TMC002	TMC001	OVF00

*	TMC003	TMC002	TMC001	Operating mode and clear mode selection	TO00 inversion timing selection	Interrupt request generation
	0	0	0	Operation stop	No change	Not generated
	0	0	1	(TM00 cleared to 0)		
	0	1	0	Free-running mode	Match between TM00 and CR000 or match between TM00 and CR010	<when as="" compare<br="" used="">register&gt; Generated on match between</when>
	0	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 valid edge	TM00 and CR000, or match between TM00 and CR010 <when as="" capture<="" td="" used=""></when>
	1	0	0	Clear & start occurs on Tl000	-	register> Generated by inputting CR000 capture trigger
	1	0	1	valid edge		
	1	1	0	Clear & start occurs on match between TM00 and CR000	Match between TM00 and CR000 or match between TM00 and CR010	
	1	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 valid edge	

OVF00	16-bit timer counter 00 (TM00) overflow detection
0	Overflow not detected
1	Overflow detected

#### Cautions 1. Timer operation must be stopped before writing to bits other than the OVF00 flag.

- 2. Set the valid edge of the Tl000/P00 pin using prescaler mode register 00 (PRM00).
- 3. If any of the following modes is selected: the mode in which clear & start occurs on match between TM00 and CR000, the mode in which clear & start occurs at the Tl000 valid edge, or free-running mode, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.

Remarks 1. TO00: 16-bit timer/event counter 00 output pin

2. TI000: 16-bit timer/event counter 00 input pin

3. TM00: 16-bit timer counter 00

4. CR000: 16-bit timer capture/compare register 0005. CR010: 16-bit timer capture/compare register 010

#### (2) Capture/compare control register 00 (CRC00)

This register controls the operation of the 16-bit timer capture/compare registers (CR000, CR010).

CRC00 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CRC00 to 00H.

Figure 6-6. Format of Capture/Compare Control Register 00 (CRC00)

Address: FF	BCH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
CRC00	0	0	0	0	0	CRC002	CRC001	CRC000

CRC002	CR010 operating mode selection		
0	Operates as compare register		
1	Operates as capture register		

CRC001	CR000 capture trigger selection		
0	Captures on valid edge of Tl010		
1	Captures on valid edge of TI000 by reverse phase <sup>Note</sup>		

CRC000	CR000 operating mode selection		
0	Operates as compare register		
1	Operates as capture register		

**Note** The capture operation is not performed if both the rising and falling edges are specified as the valid edge of TI000.

#### Cautions 1. Timer operation must be stopped before setting CRC00.

- 2. When the mode in which clear & start occurs on a match between TM00 and CR000 is selected with 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.
- 3. To ensure that the capture operation is performed properly, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00).

# (3) 16-bit timer output control register 00 (TOC00)

This register controls the operation of the 16-bit timer/event counter 00 output controller. It sets/resets the timer output F/F (LV00), enables/disables output inversion and 16-bit timer/event counter 00 timer output, enables/disables the one-shot pulse output operation, and sets the one-shot pulse output trigger via software.

TOC00 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TOC00 to 00H.

Figure 6-7. Format of 16-Bit Timer Output Control Register 00 (TOC00)

Address: FFBDH After reset: 00H Symbol <6> <5> 4 <3> <2> <0> TOC00 OSPT00 OSPE00 TOC004 LVS00 LVR00 **TOC001** TOE00

Ĭ	OSPT00	One-shot pulse output trigger control via software				
	0	No one-shot pulse output trigger				
	1	One-shot pulse output trigger				

OSPE00 One-shot pulse output operation control		One-shot pulse output operation control
0 Successive pulse output mode		Successive pulse output mode
1 One-shot pulse output mode <sup>Note</sup>		One-shot pulse output mode <sup>Note</sup>

Т	TOC004	Timer output F/F control using match of CR010 and TM00			
0 Disables inversion operation		Disables inversion operation			
1 Enables inversion operation		Enables inversion operation			

LVS00	LVR00	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TOC001	Timer output F/F control using match of CR000 and TM00			
0	Disables inversion operation			
1	Enables inversion operation			

TOE00	Timer output control		
0	Disables output (output fixed to level 0)		
1	Enables output		

**Note** The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the Tl000 valid edge. In the mode in which clear & start occurs on a match between the TM00 register and CR000 register, one-shot pulse output is not possible because an overflow does not occur.

Cautions 1. Timer operation must be stopped before setting other than TOC004.

- 2. If LVS00 and LVR00 are read, 0 is read.
- 3. OSPT00 is automatically cleared after data is set, so 0 is read.
- 4. Do not set OSPT00 to 1 other than in one-shot pulse output mode.
- 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required to write to OSPT00 successively.
- 6. Do not set LVS00 to 1 before TOE00, and do not set LVS00 and TOE00 to 1 simultaneously.
- 7. Perform <1> and <2> below in the following order, not at the same time.
  - <1> Set TOC001, TOC004, TOE00, OSPE00: Timer output operation setting
  - <2> Set LVS00, LVR00: Timer output F/F setting

•

# (4) Prescaler mode register 00 (PRM00)

This register is used to set the 16-bit timer counter 00 (TM00) count clock and Tl000 and Tl010 input valid edges. PRM00 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears PRM00 to 00H.

Figure 6-8. Format of Prescaler Mode Register 00 (PRM00)

Address: FF	BBH After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PRM00	ES101	ES100	ES001	ES000	0	0	PRM001	PRM000

ES101	ES100	TI010 valid edge selection			
0	0	Falling edge			
0	1	Rising edge			
1	0	Setting prohibited			
1	1	Both rising and falling edges			

ES001	ES000	TI000 valid edge selection			
0	0	Falling edge			
0	1	Rising edge			
1	0	Setting prohibited			
1	1	Both rising and falling edges			

PRM001	PRM000	Count clock selection <sup>Note 1</sup>			
0	0	fx (10 MHz)			
0	1	fx/2² (2.5 MHz)			
1	0	fx/2 <sup>8</sup> (39.06 kHz)			
1	1	TI000 valid edge <sup>Note 2</sup>			

#### Notes 1. Set the count clock to satisfy the following conditions.

•  $V_{DD}$  = 4.0 to 5.5 V: Count clock  $\leq$  10 MHz

•  $V_{DD} = 3.3$  to 4.0 V: Count clock  $\leq 8.38$  MHz

•  $V_{DD}$  = 2.7 to 3.3 V: Count clock  $\leq$  5 MHz

•  $V_{DD}$  = 2.5 to 2.7 V: Count clock  $\leq$  2.5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fx).

- Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 16-bit timer/event counter 00 is not guaranteed. When an external clock is used and when the internal oscillation clock is selected and supplied to the CPU, the operation of 16-bit timer/event counter 00 is not guaranteed, either, because the internal oscillation clock is supplied as the sampling clock to eliminate noise.
  - 2. Always set data to PRM00 after stopping the timer operation.
  - 3. If the valid edge of Tl000 is to be set for the count clock, do not set the clear & start mode using the valid edge of Tl000 and the capture trigger.
  - 4. If the TI000 or TI010 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI000 pin or TI010 pin to enable the operation of 16-bit timer counter 00 (TM00). Care is therefore required when pulling up the TI000 or TI010 pin. However, if the TI000 pin or TI010 pin is high level when re-enabling operation after the operation has been stopped, the rising edge is not detected.
  - 5. When P01 is used as the valid edge input pin of Tl010, it cannot be used as the timer output (T000), and when used as T000, it cannot be used as the valid edge input pin of Tl010.

#### (5) Port mode register 0 (PM0)

This register sets port 0 input/output in 1-bit units.

When using the P01/T000/Tl010 pin for timer output, clear PM01 and the output latch of P01 to 0.

★ When using the P01/T000/Tl010 pin for timer input, set PM01 to 1. At this time, the output latch of P01 may be 0 or 1.

PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM0 to FFH.

Figure 6-9. Format of Port Mode Register 0 (PM0)

Address: FF20H		H Af	ter rese	t: FFH	R/W	,		
Symbol	7	6	5	4	3	2	1	0
PM0	1	1	1	1	PM03	PM02	PM01	PM00

PM0n	P0n pin I/O mode selection (n = 0 to 3)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

# 6.4 Operation of 16-Bit Timer/Event Counter 00

# 6.4.1 Interval timer operation

Setting 16-bit timer mode control register 00 (TMC00) and capture/compare control register 00 (CRC00) as shown in Figure 6-10 allows operation as an interval timer.

# Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-10 for the set value).
- <2> Set any value to the CR000 register.
- <3> Set the count clock by using the PRM00 register.
- <4> Set the TMC00 register to start the operation (see Figure 6-10 for the set value).

#### Caution Do not rewrite CR000 during TM00 operation.

Remark For how to enable the INTTM000 interrupt, see CHAPTER 16 INTERRUPT FUNCTIONS.


Interrupt requests are generated repeatedly using the count value preset in 16-bit timer capture/compare register 000 (CR000) as the interval.

When the count value of 16-bit timer counter 00 (TM00) matches the value set in CR000, counting continues with the TM00 value cleared to 0 and the interrupt request signal (INTTM000) is generated.


The count clock of the 16-bit timer/event counter 00 can be selected with bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00).

# Figure 6-10. Control Register Settings for Interval Timer Operation


# (a) 16-bit timer mode control register 00 (TMC00)



# (b) Capture/compare control register 00 (CRC00)



# (c) Prescaler mode register 00 (PRM00)



**Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See the description of the respective control registers for details.

16-bit timer capture/compare register 000 (CR000)

fx
fx/2²
fx/28
TI000/P00 © Noise eliminator fx

Figure 6-11. Interval Timer Configuration Diagram

Note OVF00 is set to 1 only when 16-bit timer capture/compare register 000 is set to FFFFH.




Figure 6-12. Timing of Interval Timer Operation

**Remark** Interval time =  $(N + 1) \times t$ N = 0001H to FFFFH (settable range)

#### 6.4.2 PPG output operations

Setting 16-bit timer mode control register 00 (TMC00) and capture/compare control register 00 (CRC00) as shown in Figure 6-13 allows operation as PPG (Programmable Pulse Generator) output.

# Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-13 for the set value).
- <2> Set any value to the CR000 register as the cycle.
- <3> Set any value to the CR010 register as the duty factor.
- <4> Set the TOC00 register (see Figure 6-13 for the set value).
- <5> Set the count clock by using the PRM00 register.
- <6> Set the TMC00 register to start the operation (see Figure 6-13 for the set value).


Caution To change the value of the duty factor (the value of the CR010 register) during operation, see Caution 2 in Figure 6-15 PPG Output Operation Timing.

- Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 0 (PM0).
  - 2. For how to enable the INTTM000 interrupt, see CHAPTER 16 INTERRUPT FUNCTIONS.

In the PPG output operation, rectangular waves are output from the TO00 pin with the pulse width and the cycle that correspond to the count values preset in 16-bit timer capture/compare register 010 (CR010) and in 16-bit timer capture/compare register 000 (CR000), respectively.

Figure 6-13. Control Register Settings for PPG Output Operation


### (a) 16-bit timer mode control register 00 (TMC00)




### (b) Capture/compare control register 00 (CRC00)



### (c) 16-bit timer output control register 00 (TOC00)



#### (d) Prescaler mode register 00 (PRM00)




- Cautions 1. Values in the following range should be set in CR000 and CR010:  $0000H \le CR010 < CR000 \le FFFFH$ 
  - 2. The pulse generated through PPG output has a cycle of [CR000 setting value + 1], and has a duty of [(CR010 setting value + 1)/(CR000 setting value + 1)].

Remark x: Don't care

16-bit timer capture/compare register 000 (CR000)  $fx/2^2$ 16-bit timer counter 00 Clear  $fx/2^8$ circuit (TM00) Noise TI000/P00 ⊚-Output controller eliminator - TO00/TI010/P01 fx 16-bit timer capture/compare register 010 (CR010)

Figure 6-14. Configuration of PPG Output

Figure 6-15. PPG Output Operation Timing



Cautions 1. Do not rewrite CR000 during TM00 operation.

- 2. In the PPG output operation, change the pulse width (rewrite CR010) during TM00 operation using the following procedure.
  - <1> Disable the timer output inversion operation by match of TM00 and CR010 (TOC004 = 0)
  - <2> Disable the INTTM010 interrupt (TMMK010 = 1)
  - <3> Rewrite CR010
  - <4> Wait for 1 cycle of the TM00 count clock
  - <5> Enable the timer output inversion operation by match of TM00 and CR010 (TOC004 = 1)
  - <6> Clear the interrupt request flag of INTTM010 (TMIF010 = 0)
  - <7> Enable the INTTM010 interrupt (TMMK010 = 0)

**Remark**  $0000H \le M < N \le FFFFH$ 

#### 6.4.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI000 pin and TI010 pin using 16-bit timer counter 00 (TM00).

There are two measurement methods: measuring with TM00 used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the Tl000 pin.

When an interrupt occurs, read the valid value of the capture register, check the overflow flag, and then calculate the necessary pulse width. Clear the overflow flag after checking it.

The capture operation is not performed until the signal pulse width is sampled in the count clock cycle selected by prescaler mode register 00 (PRM00) and the valid level of the Tl000 or Tl010 pin is detected twice, thus eliminating noise with a short pulse width.




Figure 6-16. CR010 Capture Operation with Rising Edge Specified

# Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figures 6-17, 6-20, 6-22, and 6-24 for the set value).
- <2> Set the count clock by using the PRM00 register.
- <3> Set the TMC00 register to start the operation (see Figures 6-17, 6-20, 6-22, and 6-24 for the set value).

Caution To use two capture registers, set the Tl000 and Tl010 pins.

- Remarks 1. For the setting of the TI000 (or TI010) pin, see 6.3 (5) Port mode register 0 (PM0).
  - 2. For how to enable the INTTM000 (or INTTM010) interrupt, see **CHAPTER 16 INTERRUPT FUNCTIONS**.

#### (1) Pulse width measurement with free-running counter and one capture register


When 16-bit timer counter 00 (TM00) is operated in free-running mode, and the edge specified by prescaler mode register 00 (PRM00) is input to the Tl000 pin, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an external interrupt request signal (INTTM010) is set.

Specify both the rising and falling edges of the Tl000 pin by using bits 4 and 5 (ES000 and ES001) of PRM00.


Sampling is performed using the count clock selected by PRM00, and a capture operation is only performed when a valid level of the Tl000 pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-17. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register (When TI000 and CR010 Are Used)


## (a) 16-bit timer mode control register 00 (TMC00)



# (b) Capture/compare control register 00 (CRC00)



### (c) Prescaler mode register 00 (PRM00)



**Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

Figure 6-18. Configuration Diagram for Pulse Width Measurement with Free-Running Counter





Figure 6-19. Timing of Pulse Width Measurement Operation with Free-Running Counter and One Capture Register (with Both Edges Specified)



Note Clear OVF00 by software.

#### (2) Measurement of two pulse widths with free-running counter

When 16-bit timer counter 00 (TM00) is operated in free-running mode, it is possible to simultaneously measure the pulse widths of the two signals input to the Tl000 pin and the Tl010 pin.

When the edge specified by bits 4 and 5 (ES000 and ES001) of prescaler mode register 00 (PRM00) is input to the Tl000 pin, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an interrupt request signal (INTTM010) is set.


Also, when the edge specified by bits 6 and 7 (ES100 and ES101) of PRM00 is input to the TI010 pin, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR000) and an interrupt request signal (INTTM000) is set.

Specify both the rising and falling edges as the edges of the TI000 and TI010 pins, by using bits 4 and 5 (ES000 and ES001) and bits 6 and 7 (ES100 and ES101) of PRM00.


Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00), and a capture operation is only performed when a valid level of the Tl000 or Tl010 pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-20. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter


## (a) 16-bit timer mode control register 00 (TMC00)



## (b) Capture/compare control register 00 (CRC00)



#### (c) Prescaler mode register 00 (PRM00)



**Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.




Figure 6-21. Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)

Note Clear OVF00 by software.

#### (3) Pulse width measurement with free-running counter and two capture registers

When 16-bit timer counter 00 (TM00) is operated in free-running mode, it is possible to measure the pulse width of the signal input to the Tl000 pin.


When the rising or falling edge specified by bits 4 and 5 (ES000 and ES001) of prescaler mode register 00 (PRM00) is input to the Tl000 pin, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an interrupt request signal (INTTM010) is set.

Also, when the inverse edge to that of the capture operation is input into CR010, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR000).


Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00), and a capture operation is only performed when a valid level of the Tl000 pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-22. Control Register Settings for Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)


# (a) 16-bit timer mode control register 00 (TMC00)



#### (b) Capture/compare control register 00 (CRC00)



### (c) Prescaler mode register 00 (PRM00)



**Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.




Figure 6-23. Timing of Pulse Width Measurement Operation with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

Note Clear OVF00 by software.

#### (4) Pulse width measurement by means of restart


When input of a valid edge to the TI000 pin is detected, the count value of 16-bit timer counter 00 (TM00) is taken into 16-bit timer capture/compare register 010 (CR010), and then the pulse width of the signal input to the TI000 pin is measured by clearing TM00 and restarting the count operation.

Either of two edges—rising or falling—can be selected using bits 4 and 5 (ES000 and ES001) of prescaler mode register 00 (PRM00).


Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00) and a capture operation is only performed when a valid level of the Tl000 pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-24. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified)

## (a) 16-bit timer mode control register 00 (TMC00)



### (b) Capture/compare control register 00 (CRC00)



### (c) Prescaler mode register 00 (PRM00)





Figure 6-25. Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)



#### 6.4.4 External event counter operation

# Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-26 for the set value).
- <2> Set the count clock by using the PRM00 register.
- <3> Set any value to the CR000 register (0000H cannot be set).
- <4> Set the TMC00 register to start the operation (see Figure 6-26 for the set value).

#### Remarks 1. For the setting of the TI000 pin, see 6.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM000 interrupt, see CHAPTER 16 INTERRUPT FUNCTIONS.

The external event counter counts the number of external clock pulses input to the Tl000 pin using 16-bit timer counter 00 (TM00).

TM00 is incremented each time the valid edge specified by prescaler mode register 00 (PRM00) is input.

When the TM00 count value matches the 16-bit timer capture/compare register 000 (CR000) value, TM00 is cleared to 0 and the interrupt request signal (INTTM000) is generated.


Input a value other than 0000H to CR000 (a count operation with 1-bit pulse cannot be carried out).

Any of three edges—rising, falling, or both edges—can be selected using bits 4 and 5 (ES000 and ES001) of prescaler mode register 00 (PRM00).


Sampling is performed using the internal clock (fx) and an operation is only performed when a valid level of the TI000 pin is detected twice, thus eliminating noise with a short pulse width.

Figure 6-26. Control Register Settings in External Event Counter Mode (with Rising Edge Specified)


# (a) 16-bit timer mode control register 00 (TMC00)



### (b) Capture/compare control register 00 (CRC00)




### (c) Prescaler mode register 00 (PRM00)




**Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter. See the description of the respective control registers for details.

Figure 6-27. Configuration Diagram of External Event Counter



Note OVF00 is set to 1 only when CR000 is set to FFFFH.

Figure 6-28. External Event Counter Operation Timing (with Rising Edge Specified)



Caution When reading the external event counter count value, TM00 should be read.

#### 6.4.5 Square-wave output operation

## Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM00 register.
- <2> Set the CRC00 register (see Figure 6-29 for the set value).
- <3> Set the TOC00 register (see Figure 6-29 for the set value).
- <4> Set any value to the CR000 register (0000H cannot be set).
- <5> Set the TMC00 register to start the operation (see Figure 6-29 for the set value).

### Caution Do not rewrite CR000 during TM00 operation.

Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 0 (PM0).


2. For how to enable the INTTM000 interrupt, see CHAPTER 16 INTERRUPT FUNCTIONS.

A square wave with any selected frequency can be output at intervals determined by the count value preset to 16-bit timer capture/compare register 000 (CR000).

The TO00 pin output status is reversed at intervals determined by the count value preset to CR000 + 1 by setting bit 0 (TOE00) and bit 1 (TOC001) of 16-bit timer output control register 00 (TOC00) to 1. This enables a square wave with any selected frequency to be output.


Figure 6-29. Control Register Settings in Square-Wave Output Mode (1/2)

### (a) 16-bit timer mode control register 00 (TMC00)



Clears and starts on match between TM00 and CR000.


# (b) Capture/compare control register 00 (CRC00)




- CR000 used as compare register

Figure 6-29. Control Register Settings in Square-Wave Output Mode (2/2)

### (c) 16-bit timer output control register 00 (TOC00)



#### (d) Prescaler mode register 00 (PRM00)



**Remark** 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See the description of the respective control registers for details.




Figure 6-30. Square-Wave Output Operation Timing

#### 6.4.6 One-shot pulse output operation

16-bit timer/event counter 00 can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI000 pin input).

#### Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM00 register.
- <2> Set the CRC00 register (see Figures 6-31 and 6-33 for the set value).
- <3> Set the TOC00 register (see Figures 6-31 and 6-33 for the set value).
- <4> Set any value to the CR000 and CR010 registers (0000H cannot be set).
- <5> Set the TMC00 register to start the operation (see Figures 6-31 and 6-33 for the set value).

#### Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM000 (if necessary, INTTM010) interrupt, see **CHAPTER 16**INTERRUPT FUNCTIONS.

#### (1) One-shot pulse output with software trigger

A one-shot pulse can be output from the TO00 pin by setting 16-bit timer mode control register 00 (TMC00), capture/compare control register 00 (CRC00), and 16-bit timer output control register 00 (TOC00) as shown in Figure 6-31, and by setting bit 6 (OSPT00) of the TOC00 register to 1 by software.

By setting the OSPT00 bit to 1, 16-bit timer/event counter 00 is cleared and started, and its output becomes active at the count value (N) set in advance to 16-bit timer capture/compare register 010 (CR010). After that, the output becomes inactive at the count value (M) set in advance to 16-bit timer capture/compare register 000 (CR000)<sup>Note</sup>.

Even after the one-shot pulse has been output, the TM00 register continues its operation. To stop the TM00 register, the TMC003 and TMC002 bits of the TMC00 register must be set to 00.

**Note** The case where N < M is described here. When N > M, the output becomes active with the CR000 register and inactive with the CR010 register. Do not set N to M.


- Cautions 1. Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
  - 2. When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the Tl000 pin or its alternate-function port pin.Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.

Figure 6-31. Control Register Settings for One-Shot Pulse Output with Software Trigger


# (a) 16-bit timer mode control register 00 (TMC00)




### (b) Capture/compare control register 00 (CRC00)



### (c) 16-bit timer output control register 00 (TOC00)



#### (d) Prescaler mode register 00 (PRM00)



Caution Do not set the CR000 and CR010 registers to 0000H.




Figure 6-32. Timing of One-Shot Pulse Output Operation with Software Trigger

Caution 16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.

Remark N < M

#### (2) One-shot pulse output with external trigger

A one-shot pulse can be output from the TO00 pin by setting 16-bit timer mode control register 00 (TMC00), capture/compare control register 00 (CRC00), and 16-bit timer output control register 00 (TOC00) as shown in Figure 6-33, and by using the valid edge of the Tl000 pin as an external trigger.

The valid edge of the Tl000 pin is specified by bits 4 and 5 (ES000, ES001) of prescaler mode register 00 (PRM00). The rising, falling, or both the rising and falling edges can be specified.


When the valid edge of the TI000 pin is detected, the 16-bit timer/event counter is cleared and started, and the output becomes active at the count value set in advance to 16-bit timer capture/compare register 010 (CR010). After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare register 000 (CR000)<sup>Note</sup>.

Note The case where N < M is described here. When N > M, the output becomes active with the CR000 register and inactive with the CR010 register. Do not set N to M.


Caution Do not input the external trigger again while the one-shot pulse is being output.
 To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

Figure 6-33. Control Register Settings for One-Shot Pulse Output with External Trigger (with Rising Edge Specified)


#### (a) 16-bit timer mode control register 00 (TMC00)




#### (b) Capture/compare control register 00 (CRC00)



### (c) 16-bit timer output control register 00 (TOC00)




### (d) Prescaler mode register 00 (PRM00)



Caution Do not set the CR000 and CR010 registers to 0000H.

Figure 6-34. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)



Caution 16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.


Remark N < M

#### 6.5 Cautions for 16-Bit Timer/Event Counter 00

#### (1) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 00 (TM00) is started asynchronously to the count clock.

Figure 6-35. Start Timing of 16-Bit Timer Counter 00 (TM00)



#### (2) 16-bit timer capture/compare registers 000, 010 setting

In the mode in which clear & start occurs on a match between TM00 and CR000, set 16-bit timer capture/compare registers 000, 010 (CR000, CR010) to other than 0000H. This means a 1-pulse count operation cannot be performed when 16-bit timer/event counter 00 is used as an external event counter.

### (3) Capture register data retention timing

The values of 16-bit timer capture/compare registers 000 and 010 (CR000 and CR010) are not guaranteed after 16-bit timer/event counter 00 has been stopped.

#### (4) Valid edge setting

Set the valid edge of the Tl000 pin after clearing bits 2 and 3 (TMC002 and TMC003) of 16-bit timer mode control register 00 (TMC00) to 0, 0, respectively, and then stopping timer operation. The valid edge is set using bits 4 and 5 (ES000 and ES001) of prescaler mode register 00 (PRM00).

#### (5) Re-triggering one-shot pulse

## (a) One-shot pulse output by software

Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output.

To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

### (b) One-shot pulse output with external trigger

Do not input the external trigger again while the one-shot pulse is being output.

To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

### (c) One-shot pulse output function

When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the Tl000 pin or its alternate-function port pin.

Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.

#### (6) Operation of OVF00 flag


<1> The OVF00 flag is also set to 1 in the following case.

When any of the following modes is selected: the mode in which clear & start occurs on a match between TM00 and CR000, the mode in which clear & start occurs at the Tl000 valid edge, or the free-running mode

CR000 is set to FFFFH

TM00 is counted up from FFFFH to 0000H.

Figure 6-36. Operation Timing of OVF00 Flag




<2> Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of TM00 overflow, the OVF00 flag is re-set newly so this clear is invalid.

### (7) Conflicting operations

If a conflict occurs between the read period of the 16-bit timer capture/compare register (CR000/CR010) and capture trigger input (CR000/CR010 used as capture register), the priority is given to the capture trigger input. The data read from CR000/CR010 is undefined.

Count clock



#### (8) Timer operation

- <1> Even if 16-bit timer counter 00 (TM00) is read, the value is not captured by 16-bit timer capture/compare register 010 (CR010).
- <2> Regardless of the CPU's operation mode, when the timer stops, the input signals to the TI000/TI010 pins are not acknowledged.
- <3> The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the Tl000 valid edge. In the mode in which clear & start occurs on a match between the TM00 register and CR000 register, one-shot pulse output is not possible because an overflow does not occur.

#### (9) Capture operation

- <1> If TI000 valid edge is specified as the count clock, a capture operation by the capture register specified as the trigger for TI000 is not possible.
- <2> To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00).
- <3> The capture operation is performed at the falling edge of the count clock. An interrupt request input (INTTM000/INTTM010), however, is generated at the rise of the next count clock.

#### (10) Compare operation

A capture operation may not be performed for CR000/CR010 set in compare mode even if a capture trigger has been input.

### (11) Edge detection

- <1> If the TI000 or TI010 pin is high level immediately after system reset and the rising edge or both the rising and falling edges are specified as the valid edge of the TI000 or TI010 pin to enable the 16-bit timer counter 00 (TM00) operation, a rising edge is detected immediately after the operation is enabled. Be careful therefore when pulling up the TI000 or TI010 pin. However, if the TI000 pin or TI010 pin is high level when re-enabling operation after the operation has been stopped, the rising edge is not detected.
- <2> The sampling clock used to eliminate noise differs when the Tl000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fx, and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is only performed when a valid level is detected twice by sampling the valid edge, thus eliminating noise with a short pulse width.

\*

### CHAPTER 7 8-BIT TIMER/EVENT COUNTERS 50 AND 51

### 7.1 Functions of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 have the following functions.

- Interval timer
- · External event counter
- Square-wave output
- PWM output

Figures 7-1 and 7-2 show the block diagrams of 8-bit timer/event counters 50 and 51.

Internal bus 8-bit timer compare Selector → INTTM50 register 50 (CR50) Mask circuit TI50/TO50/P17 @ To TMH0 To UART0 To UART6 Match Note 1 fx fx/2 Selector S Selector fx/2<sup>2</sup> fx/2<sup>6</sup> Q NV 8-bit timer TO50/ TI50/P17 counter 50 (TM50) fx/28 R fx/2<sup>13</sup> Clear Note 2 Output latch (P17) Invert ′3 level Selector TCE50 TMC506 LVS50 LVR50 TMC501 TOE50 TCL502 TCL501 TCL500 8-bit timer mode control Timer clock selection register 50 (TMC50) register 50 (TCL50) Internal bus

Figure 7-1. Block Diagram of 8-Bit Timer/Event Counter 50

Notes 1. Timer output F/F

2. PWM output F/F




Figure 7-2. Block Diagram of 8-Bit Timer/Event Counter 51

Notes 1. Timer output F/F

2. PWM output F/F

### 7.2 Configuration of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 include the following hardware.

Table 7-1. Configuration of 8-Bit Timer/Event Counters 50 and 51


Item	Configuration
Timer register	8-bit timer counter 5n (TM5n)
Register	8-bit timer compare register 5n (CR5n)
Timer input	TI5n
Timer output	TO5n
Control registers	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) Port mode register 1 (PM1) or port mode register 3 (PM3) Port register 1 (P1) or port register 3 (P3)

### (1) 8-bit timer counter 5n (TM5n)

TM5n is an 8-bit register that counts the count pulses and is read-only.

The counter is incremented in synchronization with the rising edge of the count clock.

Figure 7-3. Format of 8-Bit Timer Counter 5n (TM5n)



In the following situations, the count value is cleared to 00H.

- <1> RESET input
- <2> When TCE5n is cleared
- <3> When TM5n and CR5n match in the mode in which clear & start occurs upon a match of the TM5n and CR5n.

#### (2) 8-bit timer compare register 5n (CR5n)

CR5n can be read and written by an 8-bit memory manipulation instruction.


Except in PWM mode, the value set in CR5n is constantly compared with the 8-bit timer counter 5n (TM5n) count value, and an interrupt request (INTTM5n) is generated if they match.

In PWM mode, when the TO5n pin becomes active due to a TM5n overflow and the values of TM5n and CR5n match, the TO5n pin becomes inactive.

The value of CR5n can be set within 00H to FFH.

RESET input clears CR5n to 00H.

Figure 7-4. Format of 8-Bit Timer Compare Register 5n (CR5n)



- Cautions 1. In the mode in which clear & start occurs on a match of TM5n and CR5n (TMC5n6 = 0), do not write other values to CR5n during operation.
  - 2. In PWM mode, make the CR5n rewrite interval 3 count clocks of the count clock (clock selected by TCL5n) or more.

### 7.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51

The following four registers are used to control 8-bit timer/event counters 50 and 51.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)
- Port mode register 1 (PM1) or port mode register 3 (PM3)
- Port register 1 (P1) or port register 3 (P3)

### (1) Timer clock selection register 5n (TCL5n)

This register sets the count clock of 8-bit timer/event counter 5n and the valid edge of TI5n input.

TCL5n can be set by an 8-bit memory manipulation instruction.

RESET input clears TCL5n to 00H.

Figure 7-5. Format of Timer Clock Selection Register 50 (TCL50)

Address: FF6AH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
TCL50	0	0	0	0	0	TCL502	TCL501	TCL500

TCL502	TCL501	TCL500	Count clock selection <sup>Note</sup>
0	0	0	TI50 falling edge
0	0	1	TI50 rising edge
0	1	0	fx (10 MHz)
0	1	1	fx/2 (5 MHz)
1	0	0	fx/2² (2.5 MHz)
1	0	1	fx/2 <sup>6</sup> (156.25 kHz)
1	1	0	fx/2 <sup>8</sup> (39.06 kHz)
1	1	1	fx/2 <sup>13</sup> (1.22 kHz)

- ★ Note Set the count clock to satisfy the following conditions.
  - $V_{DD} = 4.0$  to 5.5 V: Count clock  $\leq 10$  MHz
  - $V_{DD} = 3.3$  to 4.0 V: Count clock  $\leq 8.38$  MHz
  - $V_{DD} = 2.7$  to 3.3 V: Count clock  $\leq 5$  MHz
  - V<sub>DD</sub> = 2.5 to 2.7 V: Count clock ≤ 2.5 MHz
  - Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer/event counter 50 is not guaranteed.
    - 2. When rewriting TCL50 to other data, stop the timer operation beforehand.
    - 3. Be sure to clear bits 3 to 7 to 0.
  - Remarks 1. fx: X1 input clock oscillation frequency
    - **2.** Figures in parentheses apply to operation at fx = 10 MHz.

Figure 7-6. Format of Timer Clock Selection Register 51 (TCL51)

Address: FF8CH After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
TCL51	0	0	0	0	0	TCL512	TCL511	TCL510

TCL512	TCL511	TCL510	Count clock selection <sup>Note</sup>
0	0	0	TI51 falling edge
0	0	1	TI51 rising edge
0	1	0	fx (10 MHz)
0	1	1	fx/2 (5 MHz)
1	0	0	fx/2 <sup>4</sup> (625 kHz)
1	0	1	fx/2 <sup>6</sup> (156.25 kHz)
1	1	0	fx/2 <sup>8</sup> (39.06 kHz)
1	1	1	fx/2 <sup>12</sup> (2.44 kHz)

Note Set the count clock to satisfy the following conditions.

•  $V_{DD} = 4.0$  to 5.5 V: Count clock  $\leq 10$  MHz

 $\bullet$  VDD = 3.3 to 4.0 V: Count clock  $\leq 8.38 \ \text{MHz}$ 

•  $V_{DD} = 2.7$  to 3.3 V: Count clock  $\leq 5$  MHz

•  $V_{DD}$  = 2.5 to 2.7 V: Count clock  $\leq$  2.5 MHz

- Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer/event counter 51 is not guaranteed.
  - 2. When rewriting TCL51 to other data, stop the timer operation beforehand.
  - 3. Be sure to clear bits 3 to 7 to 0.

Remarks 1. fx: X1 input clock oscillation frequency

**2.** Figures in parentheses apply to operation at fx = 10 MHz.

### (2) 8-bit timer mode control register 5n (TMC5n)

TMC5n is a register that performs the following five types of settings.

- <1> 8-bit timer counter 5n (TM5n) count operation control
- <2> 8-bit timer counter 5n (TM5n) operating mode selection
- <3> Timer output F/F (flip-flop) status setting
- <4> Active level selection in timer F/F control or PWM (free-running) mode
- <5> Timer output control

TMC5n can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

#### **Remark** n = 0, 1

Figure 7-7. Format of 8-Bit Timer Mode Control Register 50 (TMC50)

Address: FF6BH After		reset: 00H	R/W <sup>Note</sup>					
Symbol	<7>	6	5	4	<3>	<2>	1	<0>
TMC50	TCE50	TMC506	0	0	LVS50	LVR50	TMC501	TOE50

TCE50	TM50 count operation control
0	After clearing to 0, count operation disabled (counter stopped)
1	Count operation start

TMC506	TM50 operating mode selection
0	Mode in which clear & start occurs on a match between TM50 and CR50
1	PWM (free-running) mode

LVS50	LVR50	Timer output F/F status setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TMC501	In other modes (TMC506 = 0)	In PWM mode (TMC506 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

TOE50	Timer output control
0	Output disabled (TM50 output is low level)
1	Output enabled

# ★ Note Bits 2 and 3 are write-only.

(Refer to the next page for Caution and Remark.)

Figure 7-8. Format of 8-Bit Timer Mode Control Register 51 (TMC51)

Address: FF43H After reset: 00H R/W<sup>Note</sup>

Symbol TMC51

<7>	6	5	4	<3>	<2>	1	<0>
TCE51	TMC516	0	0	LVS51	LVR51	TMC511	TOE51

TCE51	TM51 count operation control	
0	O After clearing to 0, count operation disabled (counter stopped)	
1	Count operation start	

TMC516	TM51 operating mode selection			
0	Mode in which clear & start occurs on a match between TM51 and CR51			
1	PWM (free-running) mode			

LVS51	LVR51	Timer output F/F status setting			
0	0	o change			
0	1	imer output F/F reset (0)			
1	0	imer output F/F set (1)			
1	1	Setting prohibited			

TMC511	In other modes (TMC516 = 0)	In PWM mode (TMC516 = 1)		
	Timer F/F control	Active level selection		
0	Inversion operation disabled	Active-high		
1	Inversion operation enabled	Active-low		

	TOE51	Timer output control	
	0	Output disabled (TM51 output is the low level)	
1 Output enabled		Output enabled	

- ★ Note Bits 2 and 3 are write-only.
  - Cautions 1. The settings of LVS5n and LVR5n are valid in other than PWM mode.
    - 2. Perform <1> to <4> below in the following order, not at the same time.
      - <1> Set TMC5n1, TMC5n6: Operation mode setting
      - <2> Set TOE5n to enable output: Timer output enable
      - <3> Set LVS5n, LVR5n (see Caution 1): Timer F/F setting
      - <4> Set TCE5n
    - 3. Stop operation before rewriting TMC5n6.

Remarks 1. In PWM mode, PWM output is made inactive by setting TCE5n to 0.

- 2. If LVS5n and LVR5n are read, the value is 0.
- **3.** The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected at the TO5n pin regardless of the value of TCE5n.
- **4.** n = 0, 1

# (3) Port mode register 1 and 3 (PM1, PM3)

These registers set ports 1 and 3 input/output in 1-bit units.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer output, clear PM17 and PM33 and the output latches of P17 and P33 to 0.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer input, set PM17 and PM33 to 1. The output latches of P17 and P33 at this time may be 0 or 1.

PM1 and PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 7-9. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH		H R/W						
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

Figure 7-10. Format of Port Mode Register 3 (PM3)

Address: FF23H After res		After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	PM33	PM32	PM31	PM30

PM3n	P3n pin I/O mode selection (n = 0 to 3)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

### 7.4 Operations of 8-Bit Timer/Event Counters 50 and 51

### 7.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that generates interrupt requests repeatedly at intervals of the count value preset to 8-bit timer compare register 5n (CR5n).

When the count value of 8-bit timer counter 5n (TM5n) matches the value set to CR5n, counting continues with the TM5n value cleared to 0 and an interrupt request signal (INTTM5n) is generated.

The count clock of TM5n can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n).

#### Setting

<1> Set the registers.

• TCL5n: Select the count clock.

• CR5n: Compare value

• TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n

and CR5n.


 $(TMC5n = 0000 \times \times \times 0B \times = Don't care)$ 

- <2> After TCE5n = 1 is set, the count operation starts.
- <3> If the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> INTTM5n is generated repeatedly at the same interval. Set TCE5n to 0 to stop the count operation.

### Caution Do not write other values to CR5n during operation.

Figure 7-11. Interval Timer Operation Timing (1/2)


# (a) Basic operation




**Remark** Interval time =  $(N + 1) \times t$  N = 01H to FEHn = 0, 1

Figure 7-11. Interval Timer Operation Timing (2/2)

# (b) When CR5n = 00H



# (c) When CR5n = FFH



#### 7.4.2 Operation as external event counter

The external event counter counts the number of external clock pulses to be input to TI5n by 8-bit timer counter 5n (TM5n).

TM5n is incremented each time the valid edge specified by timer clock selection register 5n (TCL5n) is input. Either the rising or falling edge can be selected.

When the TM5n count value matches the value of 8-bit timer compare register 5n (CR5n), TM5n is cleared to 0 and an interrupt request signal (INTTM5n) is generated.

Whenever the TM5n value matches the value of CR5n, INTTM5n is generated.

## Setting


- <1> Set each register.
  - Set the port mode register (PM17 or PM33)<sup>Note</sup> to 1.
  - TCL5n: Select Tl5n input edge.

TI5n falling edge  $\rightarrow$  TCL5n = 00H TI5n rising edge  $\rightarrow$  TCL5n = 01H

- CR5n: Compare value
- TMC5n: Stop the count operation, select the mode in which clear & start occurs on match of TM5n and CR5n, disable the timer F/F inversion operation, disable timer output.
   (TMC5n = 0000××00B × = Don't care)
- <2> When TCE5n = 1 is set, the number of pulses input from TI5n is counted.
- <3> When the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
- <4> After these settings, INTTM5n is generated each time the values of TM5n and CR5n match.

**Note** 8-bit timer/event counter 50: PM17 8-bit timer/event counter 51: PM33

Figure 7-12. External Event Counter Operation Timing (with Rising Edge Specified)



**Remark** N = 00H to FFH n = 0, 1

#### 7.4.3 Square-wave output operation

A square wave with any selected frequency is output at intervals determined by the value preset to 8-bit timer compare register 5n (CR5n).

The TO5n pin output status is inverted at intervals determined by the count value preset to CR5n by setting bit 0 (TOE5n) of 8-bit timer mode control register 5n (TMC5n) to 1. This enables a square wave with any selected frequency to be output (duty = 50%).

### Setting

- <1> Set each register.
  - Set the port output latch (P17 or P33)<sup>Note</sup> and port mode register (PM17 or PM33)<sup>Note</sup> to 0.
  - TCL5n: Select the count clock.
  - CR5n: Compare value
  - TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.

LVS5n	LVR5n	Timer Output F/F Status Setting			
1	0	High-level output			
0	1	Low-level output			

Timer output F/F inversion enabled

Timer output enabled

(TMC5n = 00001011B or 00000111B)

- <2> After TCE5n = 1 is set, the count operation starts.
- <3> The timer output F/F is inverted by a match of TM5n and CR5n. After INTTM5n is generated, TM5n is cleared to 00H.
- <4> After these settings, the timer output F/F is inverted at the same interval and a square wave is output from TO5n

The frequency is as follows.

Frequency = 1/2t (N + 1)(N: 00H to FFH)

**Note** 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

Caution Do not write other values to CR5n during operation.

Figure 7-13. Square-Wave Output Operation Timing

**Note** The initial value of TO5n output can be set by bits 2 and 3 (LVR5n, LVS5n) of 8-bit timer mode control register 5n (TMC5n).

## 7.4.4 PWM output operation

8-bit timer/event counter 5n operates as a PWM output when bit 6 (TMC5n6) of 8-bit timer mode control register 5n (TMC5n) is set to 1.

The duty pulse determined by the value set to 8-bit timer compare register 5n (CR5n) is output from TO5n.

Set the active level width of the PWM pulse to CR5n; the active level can be selected with bit 1 (TMC5n1) of TMC5n.

The count clock can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n (TCL5n). PWM output can be enabled/disabled with bit 0 (TOE5n) of TMC5n.

Caution In PWM mode, make the CR5n rewrite interval 3 count clocks of the count clock (clock selected by TCL5n) or more.

#### (1) PWM output basic operation

# Setting

<1> Set each register.

• Set the port output latch (P17 or P33)<sup>Note</sup> and port mode register (PM17 or PM33)<sup>Note</sup> to 0.

• TCL5n: Select the count clock.

• CR5n: Compare value

• TMC5n: Stop the count operation, select PWM mode.

The timer output F/F is not changed.

TMC5n1	Active Level Selection
0	Active-high
1	Active-low

Timer output enabled

(TMC5n = 01000001B or 01000011B)

<2> The count operation starts when TCE5n = 1.

Set TCE5n to 0 to stop the count operation.

**Note** 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

## PWM output operation

- <1> PWM output (output from TO5n) outputs an inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level is output.

The active level is output until CR5n matches the count value of 8-bit timer counter 5n (TM5n).

- <3> After the CR5n matches the count value, the inactive level is output until an overflow occurs again.
- <4> Operations <2> and <3> are repeated until the count operation stops.
- <5> When the count operation is stopped with TCE5n = 0, PWM output becomes inactive.


For details of timing, see Figures 7-14 and 7-15.

The cycle, active-level width, and duty are as follows.


- Cycle = 2<sup>8</sup>t
- Active-level width = Nt
- Duty = N/2<sup>8</sup> (N = 00H to FFH)

Figure 7-14. PWM Output Operation Timing


# (a) Basic operation (active level = H)



## (b) CR5n = 00H



## (c) CR5n = FFH



Remarks 1. <1> to <3> and <5> in Figure 7-14 (a) correspond to <1> to <3> and <5> in PWM output operation in 7.4.4 (1) PWM output basic operation.


**2.** n = 0, 1

## (2) Operation with CR5n changed


Figure 7-15. Timing of Operation with CR5n Changed

(a) CR5n value is changed from N to M before clock rising edge of FFH

→ Value is transferred to CR5n at overflow immediately after change.



(b) CR5n value is changed from N to M after clock rising edge of FFH → Value is transferred to CR5n at second overflow.




Caution When reading from CR5n between <1> and <2> in Figure 7-15, the value read differs from the actual value (read value: M, actual value of CR5n: N).

## 7.5 Cautions for 8-Bit Timer/Event Counters 50 and 51

# (1) Timer start error

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer counters 50 and 51 (TM50, TM51) are started asynchronously to the count clock.

Figure 7-16. 8-Bit Timer Counter 5n Start Timing



# CHAPTER 8 8-BIT TIMERS HO AND H1

## 8.1 Functions of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 have the following functions.

- Interval timer
- PWM output mode
- Square-wave output
- Carrier generator mode (8-bit timer H1 only)

# 8.2 Configuration of 8-Bit Timers H0 and H1

8-bit timers H0 and H1 include the following hardware.

Table 8-1. Configuration of 8-Bit Timers H0 and H1

Item	Configuration
Timer register	8-bit timer counter Hn
Registers	8-bit timer H compare register 0n (CMP0n) 8-bit timer H compare register 1n (CMP1n)
Timer output	TOHn
Control registers	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register 1 (TMCYC1) <sup>Note</sup> Port mode register 1 (PM1) Port register 1 (P1)

Note 8-bit timer H1 only

**Remark** n = 0, 1

Figures 8-1 and 8-2 show the block diagrams.




Figure 8-1. Block Diagram of 8-Bit Timer H0

User's Manual U16315EJ3V1UD

→INTTMH1

Internal bus 8-bit timer H mode control 8-bit timer H carrier register 1 (TMHMD1) control register 1 (TMCYC1) TMHE1 CKS12 CKS11 CKS10 TMMD11 TMMD10 TOLEV1 TOEN1 RMC1 NRZB1 NRZ1 8-bit timer H 8-bit timer H compare compare register 11 register 01 INTTM51 Reload/ (CMP11) (CMP01) interrupt control 3 2 TOH1/ ⊚INTP5/ P16 Decoder Selector F/F Match Output Level Output latch Interrupt PM16 generator controller inversion (P16) R fx  $fx/2^2$ Selector  $fx/2^4$ 8-bit timer fx/2<sup>6</sup> fx/2<sup>12</sup> f<sub>R</sub>/2<sup>7</sup> counter H1 Carrier generator mode signal Clear PWM mode signal


Timer H enable signal

Figure 8-2. Block Diagram of 8-Bit Timer H1

#### (1) 8-bit timer H compare register 0n (CMP0n)

This register can be read/written by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 8-3. Format of 8-Bit Timer H Compare Register 0n (CMP0n)




Caution CMP0n cannot be rewritten during timer count operation.

#### (2) 8-bit timer H compare register 1n (CMP1n)

This register can be read/written by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

Figure 8-4. Format of 8-Bit Timer H Compare Register 1n (CMP1n)



CMP1n can be rewritten during timer count operation.

In the carrier generator mode, an interrupt request signal (INTTMHn) is generated if the values of the timer count and CMP1n match after setting CMP1n. The timer count value is cleared at the same time. If the CMP1n value is rewritten during timer operation, transfer is performed at the timing at which the count value and CMP1n value match. If the transfer timing and writing from CPU to CMP1n register conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set CMP1n when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to CMP1n).

# 8.3 Registers Controlling 8-Bit Timers H0 and H1

The following four registers are used to control 8-bit timers H0 and H1.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register 1 (TMCYC1) Note
- Port mode register 1 (PM1)
- Port register 1 (P1)

Note 8-bit timer H1 only

## (1) 8-bit timer H mode register n (TMHMDn)

This register controls the mode of timer H.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 8-5. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)

Address: FF69H After reset: 00H R/W

TMHE0	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS02	CKS01	CKS00		Count clock (fcnt) selectionNote 1
0	0	0	fx	(10 MHz)
0	0	1	fx/2	(5 MHz)
0	1	0	fx/2 <sup>2</sup>	(2.5 MHz)
0	1	1	fx/2 <sup>6</sup>	(156.25 kHz)
1	0	0	fx/2 <sup>10</sup>	(9.77 kHz)
1	0	1	TM50 d	output <sup>Note 2</sup>
Oth	Other than above		Setting	prohibited

TMMD01	TMMD00	Timer operation mode
0	0	Interval timer mode
1	0	PWM output mode
Other than above		Setting prohibited

TOLEV0	Timer output level control (in default mode)
0	Low level
1	High level

TOEN0	Timer output control
0	Disables output
1	Enables output

- **Notes 1.** Set the count clock to satisfy the following conditions.
  - $V_{DD} = 4.0$  to 5.5 V: Count clock  $\leq 10$  MHz
  - $V_{DD} = 3.3$  to 4.0 V: Count clock  $\leq 8.38$  MHz
  - $V_{DD} = 2.7$  to 3.3 V: Count clock  $\leq 5$  MHz
  - $V_{DD} = 2.5$  to 2.7 V: Count clock  $\leq 2.5$  MHz
  - 2. When selecting the TM50 output as the count clock, note the following.
    - PWM mode (TMC506 = 1)
      - Set the clock to 50% duty and start the 8-bit timer/event counter 50 operation beforehand.
    - Mode in which clear & start occurs on a match of TM50 and CR50 (TMC506 = 0)
       Enable the timer F/F inversion operation (TMC501 = 1) and start the 8-bit timer/event counter 50 operation beforehand.

In the both modes, it is not necessary to enable the timer output for the TO50 pin.

- Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer H0 is not guaranteed.
  - 2. When TMHE0 = 1, setting the other bits of the TMHMD0 register is prohibited.
  - 3. In the PWM output mode, be sure to set 8-bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to CMP10).
- Remarks 1. fx: X1 input clock oscillation frequency
  - **2.** Figures in parentheses apply to operation at fx = 10 MHz.

Figure 8-6. Format of 8-Bit Timer H Mode Register 1 (TMHMD1)

Address: FF6CH After reset: 00H R/W

TMHMD1

<7>	6	5	4	3	2	<1>	<0>
TMHE1	CKS12	CKS11	CKS10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS12	CKS11	CKS10		Count clock (fcnt) selection Note
0	0	0	fx	(10 MHz)
0	0	1	fx/2 <sup>2</sup>	(2.5 MHz)
0	1	0	fx/2 <sup>4</sup>	(625 kHz)
0	1	1	fx/2 <sup>6</sup>	(156.25 kHz)
1	0	0	fx/2 <sup>12</sup>	(2.44 kHz)
1	0	1	f <sub>R</sub> /2 <sup>7</sup>	(1.88 kHz (TYP.))
Othe	Other than above		Setting	prohibited

TMMD11	TMMD10	Timer operation mode			
0	0	Interval timer mode			
0	1	Carrier generator mode			
1	0	PWM output mode			
1	1	Setting prohibited			

TOLEV1	Timer output level control (in default mode)
0	Low level
1	High level

TOEN1	Timer output control	
0	Disables output	
1	Enables output	

- Note Set the count clock to satisfy the following conditions.
  - $\bullet$  V<sub>DD</sub> = 4.0 to 5.5 V: Count clock  $\leq$  10 MHz
  - $V_{DD} = 3.3$  to 4.0 V: Count clock  $\leq 8.38$  MHz
  - $V_{DD} = 2.7$  to 3.3 V: Count clock  $\leq 5$  MHz
  - $V_{DD}$  = 2.5 to 2.7 V: Count clock  $\leq$  2.5 MHz
- Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer H1 is not guaranteed (except when CKS12, CKS11, CKS10 = 1, 0, 1 (fr/2<sup>7</sup>)).
  - 2. When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.

- Cautions 3. In the PWM output mode and carrier generator mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).
  - 4. When the carrier generator mode is used, set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.
- Remarks 1. fx: X1 input clock oscillation frequency
  - 2. fr.: Internal oscillation clock frequency
  - **3.** Figures in parentheses apply to operation at fx = 10 MHz,  $f_R = 240$  kHz (TYP.).

# (2) 8-bit timer H carrier control register 1 (TMCYC1)

This register controls the remote control output and carrier pulse output status of 8-bit timer H1.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 8-7. Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)

 Address:
 FF6DH
 After reset:
 00H
 R/W<sup>Note</sup>

 7
 6
 5
 4
 3
 2
 1
 <0>

 TMCYC1
 0
 0
 0
 0
 RMC1
 NRZB1
 NRZ1

RMC1	NRZB1	Remote control output		
0	0	Low-level output		
0	1	High-level output		
1	0	Low-level output		
1	1	Carrier pulse output		

NRZ1	Carrier pulse output status flag		
0	Carrier output disabled status (low-level status)		
1	Carrier output enabled status		
	(RMC1 = 1: Carrier pulse output, RMC1 = 0: High-level status)		

Note Bit 0 is read-only.

# (3) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P15/TOH0 and P16/TOH1/INTP5 pins for timer output, clear PM15 and PM16 and the output latches of P15 and P16 to 0.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 8-8. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH 7 5 Symbol 6 3 2 1 0 PM<sub>1</sub> PM17 PM16 PM15 PM14 PM13 PM12 PM11 PM10

PM1n	PM1n P1n pin I/O mode selection (n = 0 to 7)	
0	0 Output mode (output buffer on)	
1	Input mode (output buffer off)	

## 8.4 Operation of 8-Bit Timers H0 and H1

#### 8.4.1 Operation as interval timer/square-wave output

When 8-bit timer counter Hn and compare register 0n (CMP0n) match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.

Compare register 1n (CMP1n) is not used in interval timer mode. Since a match of 8-bit timer counter Hn and the CMP1n register is not detected even if the CMP1n register is set, timer output is not affected.

By setting bit 0 (TOENn) of timer H mode register n (TMHMDn) to 1, a square wave of any frequency (duty = 50%) is output from TOHn.


#### (1) Usage

Generates the INTTMHn signal repeatedly at the same interval.

<1> Set each register.

Figure 8-9. Register Setting During Interval Timer/Square-Wave Output Operation

(i) Setting timer H mode register n (TMHMDn)



#### (ii) CMP0n register setting


- Compare value (N)
- <2> Count operation starts when TMHEn = 1.
- <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.

<4> Subsequently, the INTTMHn signal is generated at the same interval. To stop the count operation, clear TMHEn to 0.

#### (2) Timing chart

The timing of the interval timer/square-wave output operation is shown below.

Figure 8-10. Timing of Interval Timer/Square-Wave Output Operation (1/2)




- <1> The count operation is enabled by setting the TMHEn bit to 1. The count clock starts counting no more than 1 clock after the operation is enabled.
- <2> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is output.
- <3> The INTTMHn signal and TOHn output become inactive by clearing the TMHEn bit to 0 during timer Hn operation. If these are inactive from the first, the level is retained.


**Remark** n = 0, 1N = 01H to FEH

Figure 8-10. Timing of Interval Timer/Square-Wave Output Operation (2/2)





# (c) Operation when CMP0n = 00H



#### 8.4.2 Operation as PWM output mode

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

8-bit timer compare register 0n (CMP0n) controls the cycle of timer output (TOHn). Rewriting the CMP0n register during timer operation is prohibited.

8-bit timer compare register 1n (CMP1n) controls the duty of timer output (TOHn). Rewriting the CMP1n register during timer operation is possible.

The operation in PWM output mode is as follows.

TOHn output becomes active and 8-bit timer counter Hn is cleared to 0 when 8-bit timer counter Hn and the CMP0n register match after the timer count is started. TOHn output becomes inactive when 8-bit timer counter Hn and the CMP1n register match.


#### (1) Usage

In PWM output mode, a pulse for which an arbitrary duty and arbitrary cycle can be set is output.

<1> Set each register.

Figure 8-11. Register Setting in PWM Output Mode

## (i) Setting timer H mode register n (TMHMDn)



#### (ii) Setting CMP0n register

• Compare value (N): Cycle setting

#### (iii) Setting CMP1n register

· Compare value (M): Duty setting

**Remarks 1.** 
$$n = 0, 1$$
  
**2.**  $00H \le CMP1n (M) < CMP0n (N) \le FFH$ 

- <2> The count operation starts when TMHEn = 1.
- <3> The CMP0n register is the compare register that is to be compared first after counter operation is enabled. When the values of 8-bit timer counter Hn and the CMP0n register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and TOHn output becomes active. At the same time, the compare register to be compared with 8-bit timer counter Hn is changed from the CMP0n register to the CMP1n register.

- <4> When 8-bit timer counter Hn and the CMP1n register match, TOHn output becomes inactive and the compare register to be compared with 8-bit timer counter Hn is changed from the CMP1n register to the CMP0n register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHEn = 0.

If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock frequency is fcNT, the PWM pulse output cycle and duty are as follows.

```
PWM pulse output cycle = (N+1)/f_{CNT}
Duty = Active width : Total width of PWM = (M+1) : (N+1)
```

- Cautions 1. In PWM output mode, three operation clocks (signal selected using the CKSn2 to CKSn0 bits of the TMHMDn register) are required to transfer the CMP1n register value after rewriting the register.
  - 2. Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).

#### (2) Timing chart


The operation timing in PWM output mode is shown below.

Caution Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range.

 $00H \le CMP1n (M) < CMP0n (N) \le FFH$ 

**Remark** n = 0, 1


Figure 8-12. Operation Timing in PWM Output Mode (1/4)



- <1> The count operation is enabled by setting the TMHEn bit to 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, TOHn output remains inactive (when TOLEVn = 0).
- <2> When the values of 8-bit timer counter Hn and the CMP0n register match, the TOHn output level is inverted, the value of 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.
- <3> When the values of 8-bit timer counter Hn and the CMP1n register match, the level of the TOHn output is returned. At this time, the 8-bit timer counter value is not cleared and the INTTMHn signal is not output.
- <4> Clearing the TMHEn bit to 0 during timer Hn operation makes the INTTMHn signal and TOHn output inactive.

Figure 8-12. Operation Timing in PWM Output Mode (2/4)

# (b) Operation when CMP0n = FFH, CMP1n = 00H



# (c) Operation when CMP0n = FFH, CMP1n = FEH





Figure 8-12. Operation Timing in PWM Output Mode (3/4)

# (d) Operation when CMP0n = 01H, CMP1n = 00H



(e) Operation by changing CMP1n (CMP1n = 01H  $\rightarrow$  03H, CMP0n = A5H) 8-bit timer counter Hn 00H 00H**X**01H 02H 03H A5H 00H A5H CMP0n CMP1n 01H 01H (03H) 03H <2> <2> TMHEn **INTTMHn TOHn** (TOLEVn = 0)

Figure 8-12. Operation Timing in PWM Output Mode (4/4)

<1> The count operation is enabled by setting TMHEn = 1. Start 8-bit timer counter Hn by masking one count clock to count up. At this time, the TOHn output remains inactive (when TOLEVn = 0).

<4>

<5>

<6>

<3>

- <2> The CMP1n register value can be changed during timer counter operation. This operation is asynchronous to the count clock.
- <3> When the values of 8-bit timer counter Hn and the CMP0n register match, the value of 8-bit timer counter Hn is cleared, the TOHn output becomes active, and the INTTMHn signal is output.
- <4> If the CMP1n register value is changed, the value is latched and not transferred to the register. When the values of 8-bit timer counter Hn and the CMP1n register before the change match, the value is transferred to the CMP1n register and the CMP1n register value is changed (<2>').
  - However, three count clocks or more are required from when the CMP1n register value is changed to when the value is transferred to the register. If a match signal is generated within three count clocks, the changed value cannot be transferred to the register.
- <5> When the values of 8-bit timer counter Hn and the CMP1n register after the change match, the TOHn output becomes inactive. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> Clearing the TMHEn bit to 0 during timer Hn operation makes the INTTMHn signal and TOHn output inactive.

#### 8.4.3 Carrier generator mode operation (8-bit timer H1 only)

The carrier clock generated by 8-bit timer H1 is output in the cycle set by 8-bit timer/event counter 51.

In carrier generator mode, the output of the 8-bit timer H1 carrier pulse is controlled by 8-bit timer/event counter 51, and the carrier pulse is output from the TOH1 output.

#### (1) Carrier generation

In carrier generator mode, 8-bit timer H compare register 01 (CMP01) generates a low-level width carrier pulse waveform and 8-bit timer H compare register 11 (CMP11) generates a high-level width carrier pulse waveform. Rewriting the CMP11 register during 8-bit timer H1 operation is possible but rewriting the CMP01 register is prohibited.

## (2) Carrier output control

Carrier output is controlled by the interrupt request signal (INTTM51) of 8-bit timer/event counter 51 and the NRZB1 and RMC1 bits of the 8-bit timer H carrier control register (TMCYC1). The relationship between the outputs is shown below.

RMC1 Bit	NRZB1 Bit	Output
0	0	Low-level output
0	1	High-level output
1 0		Low-level output
1	1	Carrier pulse output

To control the carrier pulse output during a count operation, the NRZ1 and NRZB1 bits of the TMCYC1 register have a master and slave bit configuration. The NRZ1 bit is read-only but the NRZB1 bit can be read and written. The INTTM51 signal is synchronized with the 8-bit timer H1 count clock and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal of the NRZ1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit. The timing for transfer from the NRZB1 bit to the NRZ1 bit is as shown below.




Figure 8-13. Transfer Timing

- <1> The INTTM51 signal is synchronized with the count clock of 8-bit timer H1 and is output as the INTTM5H1 signal.
- <2> The value of the NRZB1 bit is transferred to the NRZ1 bit at the second clock from the rising edge of the INTTM5H1 signal.
- Cautions 1. Do not rewrite the NRZB1 bit again until at least the second clock after it has been rewritten, or else the transfer from the NRZB1 bit to the NRZ1 bit is not guaranteed.
  - 2. When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated at the timing of <1>. When 8-bit timer/event counter 51 is used in a mode other than the carrier generator mode, the timing of the interrupt generation differs.


#### (3) Usage

Outputs an arbitrary carrier clock from the TOH1 pin.

<1> Set each register.

Figure 8-14. Register Setting in Carrier Generator Mode

#### (i) Setting 8-bit timer H mode register 1 (TMHMD1)



#### (ii) CMP01 register setting

Compare value

#### (iii) CMP11 register setting

Compare value

#### (iv) TMCYC1 register setting

- RMC1 = 1 ... Remote control output enable bit
- NRZB1 = 0/1 ... Carrier output enable bit

## (v) TCL51 and TMC51 register setting

- Refer to 7.3 Registers Controlling 8-Bit Timer/Event Counters 50 and 51.
- <2> When TMHE1 = 1, 8-bit timer H1 starts counting.
- <3> When TCE51 of 8-bit timer mode control register 51 (TMC51) is set to 1, 8-bit timer/event counter 51 starts counting.
- <4> After the count operation is enabled, the first compare register to be compared is the CMP01 register. When the count value of 8-bit timer counter H1 and the CMP01 register value match, the INTTMH1 signal is generated, 8-bit timer counter H1 is cleared, and at the same time, the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register.
- <5> When the count value of 8-bit timer counter H1 and the CMP11 register value match, the INTTMH1 signal is generated, 8-bit timer counter H1 is cleared, and at the same time, the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register.
- <6> By performing procedures <4> and <5> repeatedly, a carrier clock is generated.
- <7> The INTTM51 signal is synchronized with count clock of 8-bit timer H1 and output as the INTTM5H1 signal. The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <8> When the NRZ1 bit is high level, a carrier clock is output from the TOH1 pin.
- <9> By performing the procedures above, an arbitrary carrier clock is obtained. To stop the count operation, set TMHE1 to 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is fcNT, the carrier clock output cycle and duty are as follows.

```
Carrier clock output cycle = (N + M + 2)/f_{CNT}
Duty = High-level width : Carrier clock output width = (M + 1) : (N + M + 2)
```

- Cautions 1. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
  - 2. Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.

## (4) Timing chart

The carrier output control timing is shown below.

- Cautions 1. Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.
  - 2. In the carrier generator mode, three operating clocks (signal selected by CKS12 to CKS10 bits of TMHMD1 register) or more are required from when the CMP11 register value is changed to when the value is transferred to the register.
  - 3. Be sure to set the RMC1 bit before the count operation is started.

8-bit timer Hn count clock 8-bit timer counter X N X00HX N XOOHX X N XOOHX. Hn count value CMPn0 CMPn1 **TMHEn INTTMHn** Carrier clock count clock TM5n count value CR5n TCE5n <5> INTTM5n INTTM5Hn NRZBn <6> NRZn **TOHn** 

Figure 8-15. Carrier Generator Mode Operation Timing (1/3)

(a) Operation when CMP01 = N, CMP11 = N

<1> When TMHE1 = 0 and TCE51 = 0, 8-bit timer counter H1 operation is stopped.

- <2> When TMHE1 = 1 is set, 8-bit timer counter H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <3> When the count value of 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with 8-bit timer H1 count clock and output as the INTTM5H1 signal.
- <6> The INTTM5H1 signal becomes the data transfer signal for the NRZB1 bit, and the NRZB1 bit value is transferred to the NRZ1 bit.
- <7> When NRZ1 = 0 is set, the TOH1 output becomes low level.




Figure 8-15. Carrier Generator Mode Operation Timing (2/3)

(b) Operation when CMP01 = N, CMP11 = M

- <1> When TMHE1 = 0 and TCE51 = 0, 8-bit timer counter H1 operation is stopped.
- <2> When TMHE1 = 1 is set, 8-bit timer counter H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <3> When the count value of 8-bit timer counter H1 matches the CMP01 register value, the first INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP01 register to the CMP11 register. 8-bit timer counter H1 is cleared to 00H.
- <4> When the count value of 8-bit timer counter H1 matches the CMP11 register value, the INTTMH1 signal is generated, the carrier clock signal is inverted, and the compare register to be compared with 8-bit timer counter H1 is switched from the CMP11 register to the CMP01 register. 8-bit timer counter H1 is cleared to 00H. By performing procedures <3> and <4> repeatedly, a carrier clock with duty fixed to other than 50% is generated.
- <5> When the INTTM51 signal is generated, it is synchronized with 8-bit timer H1 count clock and output as the INTTM5H1 signal.
- <6> A carrier signal is output at the first rising edge of the carrier clock if NRZ1 is set to 1.
- <7> When NRZ1 = 0, the TOH1 output is held at the high level and is not changed to low level while the carrier clock is high level (from <6> and <7>, the high-level width of the carrier clock waveform is guaranteed).




Figure 8-15. Carrier Generator Mode Operation Timing (3/3)

- <1> When TMHE1 = 1 is set, 8-bit timer H1 starts a count operation. At that time, the carrier clock is held at the inactive level.
- <2> When the count value of 8-bit timer counter H1 matches the CMP01 register value, 8-bit timer counter H1 is cleared and the INTTMH1 signal is output.
- <3> The CMP11 register can be rewritten during 8-bit timer H1 operation, however, the changed value (L) is latched. The CMP11 register is changed when the count value of 8-bit timer counter H1 and the CMP11 register value before the change (M) match (<3>').
- <4> When the count value of 8-bit timer counter H1 and the CMP11 register value before the change (M) match, the INTTMH1 signal is output, the carrier signal is inverted, and 8-bit timer counter H1 is cleared to 00H.
- <5> The timing at which the count value of 8-bit timer counter H1 and the CMP11 register value match again is indicated by the value after the change (L).

# **CHAPTER 9 WATCH TIMER**

#### 9.1 Functions of Watch Timer


The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously.

Figure 9-1 shows the watch timer block diagram.

Figure 9-1. Watch Timer Block Diagram



Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

fwx: fw or fw/29

#### (1) Watch timer

When the X1 input clock or subsystem clock is used, interrupt requests (INTWT) are generated at preset intervals.

Table 9-1. Watch Timer Interrupt Time

Interrupt Time	When Operated at fxT = 32.768 kHz	When Operated at fx = 10 MHz
2 <sup>4</sup> /fw	488 μs	205 μs
2 <sup>5</sup> /fw	977 μs	410 μs
2 <sup>13</sup> /fw	0.25 s	0.105 s
2 <sup>14</sup> /fw	0.5 s	0.210 s

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

# (2) Interval timer

Interrupt requests (INTWTI) are generated at preset time intervals.

Table 9-2. Interval Timer Interval Time

Interval Time	When Operated at fxT = 32.768 kHz	When Operated at fx = 10 MHz
2⁴/fw	488 μs	205 μs
2 <sup>5</sup> /fw	977 μs	410 μs
2 <sup>6</sup> /fw	1.95 ms	820 <i>μ</i> s
2 <sup>7</sup> /fw	3.91 ms	1.64 ms
2 <sup>8</sup> /fw	7.81 ms	3.28 ms
2°/fw	15.6 ms	6.55 ms
2 <sup>10</sup> /fw	31.3 ms	13.1 ms
2 <sup>11</sup> /fw	62.5 ms	26.2 ms

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

# 9.2 Configuration of Watch Timer

The watch timer includes the following hardware.

**Table 9-3. Watch Timer Configuration** 

Item	Configuration
Counter	5 bits × 1
Prescaler	11 bits × 1
Control register	Watch timer operation mode register (WTM)

# 9.3 Register Controlling Watch Timer

The watch timer is controlled by the watch timer operation mode register (WTM).

# • Watch timer operation mode register (WTM)

This register sets the watch timer count clock, enables/disables operation, prescaler interval time, and 5-bit counter operation control.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears WTM to 00H.

Figure 9-2. Format of Watch Timer Operation Mode Register (WTM)

Address: FF6FH After reset: 00H R/W

Symbol WTM

7	6	5	4	3	2	<1>	<0>	
WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0	

WTM7	Watch timer count clock selection $ f_{\text{X}/2^{7}} \left(78.125 \text{ kHz}\right) $	
0		
1	fхт (32.768 kHz)	

WTM6	WTM5	WTM4	Prescaler interval time selection
0	0	0	2⁴/fw
0	0	1	2⁵/fw
0	1	0	2°/fw
0	1	1	2 <sup>7</sup> /fw
1	0	0	2°/fw
1	0	1	2º/fw
1	1	0	2 <sup>10</sup> /fw
1	1	1	2 <sup>11</sup> /fw

WTM3	WTM2	Interrupt time selection
0	0	2 <sup>14</sup> /fw
0	1	2 <sup>13</sup> /fw
1	0	2 <sup>5</sup> /fw
1	1	2 <sup>4</sup> /fw

WTM1	5-bit counter operation control		
0	Clear after operation stop		
1	Start		

WTM0	Watch timer operation enable		
0	Operation stop (clear both prescaler and timer)		
1	Operation enable		

# Caution Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.

Remarks 1. fw: Watch timer clock frequency (fx/2<sup>7</sup> or fxT)

2. fx: X1 input clock oscillation frequency

3. fxT: Subsystem clock oscillation frequency

**4.** Figures in parentheses apply to operation with fx = 10 MHz, fxT = 32.768 kHz.

## 9.4 Watch Timer Operations

## 9.4.1 Watch timer operation

The watch timer generates an interrupt request (INTWT) at a specific time interval by using the X1 input clock or subsystem clock.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer operation mode register (WTM) are set to 1, the count operation starts. When these bits are set to 0, the 5-bit counter is cleared and the count operation stops.

When the interval timer is simultaneously operated, zero-second start can be achieved only for the watch timer by setting WTM1 to 0. In this case, however, the 11-bit prescaler is not cleared. Therefore, an error up to  $2^{11} \times 1/\text{fw}$  seconds occurs in the first overflow (INTWT) after zero-second start.

The interrupt request is generated at the following time intervals.

Table 9-4. Watch Timer Interrupt Time

WTM3	WTM2	Interrupt Time Selection	When Operated at fxT = 32.768 kHz (WTM7 = 1)	When Operated at $fx = 10 \text{ MHz}$ (WTM7 = 0)
0	0	2 <sup>14</sup> /fw	0.5 s	0.210 s
0	1	2 <sup>13</sup> /fw	0.25 s	0.105 s
1	0	2 <sup>5</sup> /fw	977 μs	410 μs
1	1	2 <sup>4</sup> /fw	488 μs	205 μs

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

## 9.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt requests (INTWTI) repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer operation mode register (WTM). When bit 0 (WTM0) of the WTM is set to 1, the count operation starts. When this bit is set to 0, the count operation stops.

Table 9-5. Interval Timer Interval Time


WTM6	WTM5	WTM4	Interval Time	Interval Time When Operated at fxr = 32.768 kHz (WTM7 = 1)	
0	0	0	2⁴/fw	488 μs	205 μs
0	0	1	2 <sup>5</sup> /fw	977 μs	410 μs
0	1	0	2 <sup>6</sup> /fw	1.95 ms	820 μs
0	1	1	2 <sup>7</sup> /fw	3.91 ms	1.64 ms
1	0	0	2 <sup>8</sup> /fw	7.81 ms	3.28 ms
1	0	1	2°/fw	15.6 ms	6.55 ms
1	1	0	2 <sup>10</sup> /fw	31.3 ms	13.1 ms
1	1	1	2 <sup>11</sup> /fw	62.5 ms	26.2 ms

Remark fx: X1 input clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency

Figure 9-3. Operation Timing of Watch Timer/Interval Timer



Remark fw: Watch timer clock frequency

n: The number of times of interval timer operations


Figures in parentheses are for operation with fw = 32.768 kHz (WTM7 = 1, WTM3, WTM2 = 0, 0)

## 9.5 Cautions for Watch Timer

When operation of the watch timer and 5-bit counter is enabled by the watch timer mode control register (WTM) (by setting bits 0 (WTM0) and 1 (WTM1) of WTM to 1), the interval until the first interrupt request (INTWT) is generated after the register is set does not exactly match the specification made with bit 3 (WTM3) of WTM. This is because there is a delay up to one 11-bit prescaler output cycle until the 5-bit counter starts counting. Subsequently, however, the INTWT signal is generated at the specified intervals.

Figure 9-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)

It takes a maximum of 0.515625 seconds for the first INTWT to be generated ( $2^9 \times 1/32768 = 0.015625$  s longer). INTWT is then generated every 0.5 seconds.



## **CHAPTER 10 WATCHDOG TIMER**

# 10.1 Functions of Watchdog Timer

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, refer to **CHAPTER 19 RESET FUNCTION**.

Table 10-1. Loop Detection Time of Watchdog Timer

Loop Detection Time					
During Internal Oscillation Clock Operation	During X1 Input Clock Operation				
2 <sup>11</sup> /f <sub>R</sub> (4.27 ms)	2 <sup>13</sup> /fx <sub>P</sub> (819.2 μs)				
2 <sup>12</sup> /f <sub>R</sub> (8.53 ms)	2 <sup>14</sup> /fxp (1.64 ms)				
2 <sup>13</sup> /f <sub>R</sub> (17.07 ms)	2 <sup>15</sup> /fxp (3.28 ms)				
2 <sup>14</sup> /f <sub>R</sub> (34.13 ms)	2 <sup>16</sup> /fxp (6.55 ms)				
2 <sup>15</sup> /f <sub>R</sub> (68.27 ms)	2 <sup>17</sup> /fxp (13.11 ms)				
2 <sup>16</sup> /f <sub>R</sub> (136.53 ms)	2 <sup>18</sup> /fxp (26.21 ms)				
2 <sup>17</sup> /f <sub>R</sub> (273.07 ms)	2 <sup>19</sup> /fxp (52.43 ms)				
2 <sup>18</sup> /f <sub>R</sub> (546.13 ms)	2 <sup>20</sup> /fxp (104.86 ms)				

Remarks 1. fr.: Internal oscillation clock frequency

- 2. fxp: X1 input clock oscillation frequency
- **3.** Figures in parentheses apply to operation at  $f_R = 480$  kHz (MAX.) (standard products, (A) grade products),  $f_{XP} = 10$  MHz.

The operation mode of the watchdog timer (WDT) is switched according to the mask option setting of the internal oscillator as shown in Table 10-2.

Table 10-2. Mask Option Setting and Watchdog Timer Operation Mode

	Mask	Option
	Internal Oscillator Cannot Be Stopped	Internal Oscillator Can Be Stopped by Software
Watchdog timer clock source	Fixed to fR <sup>Note 1</sup> .	Selectable by software (fxp, fn or stopped)     When reset is released: fn
Operation after reset	Operation starts with the maximum interval (2 <sup>18</sup> /f <sub>R</sub> ).	Operation starts with the maximum interval (2 <sup>18</sup> /f <sub>R</sub> ).
Operation mode selection	The interval can be changed only once.	The clock selection/interval can be changed only once.
Features	The watchdog timer cannot be stopped	The watchdog timer can be stopped in standby mode Note 2.

- **Notes 1.** As long as power is being supplied, the internal oscillator cannot be stopped (except in the reset period).
  - 2. The conditions under which clock supply to the watchdog timer is stopped differ depending on the clock source of the watchdog timer.
    - <1> If the clock source is fxp, clock supply to the watchdog timer is stopped under the following conditions.
      - When fxp is stopped
      - In HALT/STOP mode
      - · During oscillation stabilization time
    - <2> If the clock source is f<sub>R</sub>, clock supply to the watchdog timer is stopped under the following conditions.
      - If the CPU clock is fxp and if fR is stopped by software before execution of the STOP instruction
      - In HALT/STOP mode

Remarks 1. fr.: Internal oscillation clock frequency

2. fxp: X1 input clock oscillation frequency


# 10.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 10-3. Configuration of Watchdog Timer

Item	Configuration
Control registers	Watchdog timer mode register (WDTM)
	Watchdog timer enable register (WDTE)

Figure 10-1. Block Diagram of Watchdog Timer



## 10.3 Registers Controlling Watchdog Timer

The watchdog timer is controlled by the following two registers.

- Watchdog timer mode register (WDTM)
- Watchdog timer enable register (WDTE)

## (1) Watchdog timer mode register (WDTM)

This register sets the overflow time and operation clock of the watchdog timer.

This register can be set by an 8-bit memory manipulation instruction and can be read many times, but can be written only once after reset is released.

RESET input sets this register to 67H.

Figure 10-2. Format of Watchdog Timer Mode Register (WDTM)

Address: I	FF98H	After reset: 67H	I R/W					
Symbol	7	6	5	4	3	2	1	0
WDTM	0	1	1	WDCS4	WDCS3	WDCS2	WDCS1	WDCS0

WDCS4 <sup>Note 1</sup>	WDCS3 <sup>Note 1</sup>	Operation clock selection
0	0	Internal oscillation clock (f <sub>R</sub> )
0	1	X1 input clock (fxp)
1	×	Watchdog timer operation stopped

WDCS2 <sup>Note 2</sup>	WDCS1 <sup>Note 2</sup>	WDCS0 <sup>Note 2</sup>	Overflow time setting			
			During internal oscillation clock operation	During X1 input clock operation		
0	0	0	2 <sup>11</sup> /f <sub>R</sub> (4.27 ms)	2 <sup>13</sup> /fx <sub>P</sub> (819.2 μs)		
0	0	1	2 <sup>12</sup> /f <sub>R</sub> (8.53 ms)	2 <sup>14</sup> /fxp (1.64 ms)		
0	1	0	2 <sup>13</sup> /f <sub>R</sub> (17.07 ms)	2 <sup>15</sup> /fxp (3.28 ms)		
0	1	1	2 <sup>14</sup> /f <sub>R</sub> (34.13 ms)	2 <sup>16</sup> /fxp (6.55 ms)		
1	0	0	2 <sup>15</sup> /f <sub>R</sub> (68.27 ms)	2 <sup>17</sup> /fxp (13.11 ms)		
1	0	1	2 <sup>16</sup> /f <sub>R</sub> (136.53 ms)	2 <sup>18</sup> /fxp (26.21 ms)		
1	1	0	2 <sup>17</sup> /f <sub>R</sub> (273.07 ms)	2 <sup>19</sup> /fx <sub>P</sub> (52.43 ms)		
1	1	1	2 <sup>18</sup> /f <sub>R</sub> (546.13 ms)	2 <sup>20</sup> /fx <sub>P</sub> (104.86 ms)		

- **Notes 1.** If "Internal oscillator cannot be stopped" is specified by a mask option, this cannot be set. The internal oscillation clock will be selected no matter what value is written.
  - **2.** Reset is released at the maximum cycle (WDCS2, 1, 0 = 1, 1, 1).

- Cautions 1. If data is written to WDTM, a wait cycle is generated. Do not write data to WDTM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.
  - 2. Set bits 7, 6, and 5 to 0, 1, and 1, respectively (when "Internal oscillator cannot be stopped" is selected by a mask option, other values are ignored).
  - 3. After reset is released, WDTM can be written only once by an 8-bit memory manipulation instruction. If writing is attempted a second time, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
  - 4. WDTM cannot be set by a 1-bit memory manipulation instruction.
  - 5. If "Internal oscillator can be stopped by software" is selected by the mask option and the watchdog timer is stopped by setting WDCS4 to 1, the watchdog timer does not resume operation even if WDCS4 is cleared to 0. In addition, the internal reset signal is not generated.
- Remarks 1. fr.: Internal oscillation clock frequency
  - **2.** fxp: X1 input clock oscillation frequency
  - 3. x: Don't care
  - **4.** Figures in parentheses apply to operation at  $f_R = 480$  kHz (MAX.) (standard products, (A) grade products),  $f_{XP} = 10$  MHz.

223

# (2) Watchdog timer enable register (WDTE)

Writing ACH to WDTE clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to 9AH.

Figure 10-3. Format of Watchdog Timer Enable Register (WDTE)

Address:	FF99H	After reset: 9Al	H R/W						
Symbol	7	6	5	4	3	2	1	0	
WDTE									7

- Cautions 1. If a value other than ACH is written to WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
  - If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.
  - 3. The value read from WDTE is 9AH (this differs from the written value (ACH)).

The relationship between the watchdog timer operation and the internal reset signal generated by the watchdog timer is shown below.

Table 10-4. Relationship Between Watchdog Timer Operation and Internal Reset Signal Generated by Watchdog Timer

Watchdog Timer	"Internal Oscillator	"Internal Oscillator Can Be Stopped by Software" Is Selected by Mask Option				
Operation	Cannot Be Stopped" Is	Watchdog Timer Is	Watchdog Timer Stopped			
Internal Reset Signal Generation Cause	Selected by Mask Option (Watchdog Timer Is Always Operating)	Operating	WDCS4 Is Set to 1	Source Clock to Watchdog Timer Is Stopped		
Watchdog timer overflows	Internal reset signal is generated.	Internal reset signal is generated.	_	-		
Write to WDTM for the second time	Internal reset signal is generated.	Internal reset signal is generated.	Internal reset signal is not generated and the watchdog timer does not resume operation.	Internal reset signal is generated when the source clock to the watchdog timer resumes operation.		
Write other than "ACH" to WDTE	Internal reset signal is generated.	Internal reset signal is generated.	Internal reset signal is not generated.	Internal reset signal is generated when the		
Access WDTE by 1-bit memory manipulation instruction				source clock to the watchdog timer resumes operation.		

## 10.4 Operation of Watchdog Timer

## 10.4.1 Watchdog timer operation when "Internal oscillator cannot be stopped" is selected by mask option

The operation clock of watchdog timer is fixed to the internal oscillation clock.

After reset is released, operation is started at the maximum cycle (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1). The watchdog timer operation cannot be stopped.

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
  - Operation clock: Internal oscillation clock
  - Cycle:  $2^{18}/f_R$  (546.13 ms: At operation with  $f_R = 480$  kHz (MAX.))
  - Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction Notes 1,2.
  - Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- **Notes 1.** The operation clock (internal oscillation clock) cannot be changed. If any value is written to bits 3 and 4 (WDCS3, WDCS4) of WDTM, it is ignored.
  - 2. As soon as WDTM is written, the counter of the watchdog timer is cleared.

Caution In this mode, operation of the watchdog timer absolutely cannot be stopped even during STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the internal oscillation clock can be selected as the count source, so clear the watchdog timer using the interrupt request of TMH1 before the watchdog timer overflows after STOP instruction execution. If this processing is not performed, an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution.

# 10.4.2 Watchdog timer operation when "Internal oscillator can be stopped by software" is selected by mask option

The operation clock of the watchdog timer can be selected as either the internal oscillation clock or the X1 input clock.

After reset is released, operation is started at the maximum cycle (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1) of the internal oscillation clock.

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
  - Operation clock: Internal oscillation clock
  - Cycle:  $2^{18}/f_R$  (546.13 ms: At operation with  $f_R = 480$  kHz (MAX.))
  - · Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction Notes 1, 2, 3.
  - Operation clock: Any of the following can be selected using bits 3 and 4 (WDCS3 and WDCS4).
     Internal oscillation clock (fR)

X1 input clock (fxp)

Watchdog timer operation stopped

- Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- Notes 1. As soon as WDTM is written, the counter of the watchdog timer is cleared.
  - 2. Set bits 7, 6, and 5 to 0, 1, 1, respectively. Do not set the other values.
  - 3. If the watchdog timer is stopped by setting WDCS4 and WDCS3 to 1 and  $\times$ , respectively, an internal reset signal is not generated even if the following processing is performed.
    - WDTM is written a second time.
    - A 1-bit memory manipulation instruction is executed to WDTE.
    - A value other than ACH is written to WDTE.

Caution In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution.

After HALT/STOP mode is released, counting is started again using the operation clock of the watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter is not cleared to 0 but holds its value.

For the watchdog timer operation during STOP mode and HALT mode in each status, refer to 10.4.3 Watchdog timer operation in STOP mode and 10.4.4 Watchdog timer operation in HALT mode.


# 10.4.3 Watchdog timer operation in STOP mode (when "Internal oscillator can be stopped by software" is selected by mask option)

The watchdog timer stops counting during STOP instruction execution regardless of whether the X1 input clock or internal oscillation clock is being used.

# (1) When the CPU clock and the watchdog timer operation clock are the X1 input clock (fxp) when the STOP instruction is executed

When STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting stops for the oscillation stabilization time set by the oscillation stabilization time select register (OSTS) and then counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.


Figure 10-4. Operation in STOP Mode (CPU Clock and WDT Operation Clock: X1 Input Clock)



# (2) When the CPU clock is the X1 input clock (fxp) and the watchdog timer operation clock is the internal oscillation clock (fR) when the STOP instruction is executed

When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 10-5. Operation in STOP Mode (CPU Clock: X1 Input Clock, WDT Operation Clock: Internal Oscillation Clock)




# (3) When the CPU clock is the internal oscillation clock (fR) and the watchdog timer operation clock is the X1 input clock (fxP) when the STOP instruction is executed

When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting is stopped until the timing of <1> or <2>, whichever is earlier, and then counting is started using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.


- <1> The oscillation stabilization time set by the oscillation stabilization time select register (OSTS) elapses.
- <2> The CPU clock is switched to the X1 input clock (fxp).

Figure 10-6. Operation in STOP Mode (CPU Clock: Internal Oscillation Clock, WDT Operation Clock: X1 Input Clock)

<1> Timing when counting is started after the oscillation stabilization time set by the oscillation stabilization time select register (OSTS) has elapsed



<2> Timing when counting is started after the CPU clock is switched to the X1 input clock (fxp)




**Note** Confirm the oscillation stabilization time of  $f_{XP}$  using the oscillation stabilization time counter status register (OSTC).

# (4) When CPU clock and watchdog timer operation clock are the internal oscillation clocks (f<sub>R</sub>) when the STOP instruction is executed

When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 10-7. Operation in STOP Mode (CPU Clock and WDT Operation Clock: Internal Oscillation Clock)



# 10.4.4 Watchdog timer operation in HALT mode (when "Internal oscillator can be stopped by software" is selected by mask option)

The watchdog timer stops counting during HALT instruction execution regardless of whether the CPU clock is the X1 input clock (fxp), internal oscillation clock (fp), or subsystem clock (fxt), or whether the operation clock of the watchdog timer is the X1 input clock (fxp) or internal oscillation clock (fp). After HALT mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

CPU operation Normal operation HALT Normal operation

fxp

fR

fxt

Operating Operation stopped

Operating Operation Stopped

Normal operation

Normal operation

Figure 10-8. Operation in HALT Mode

## **CHAPTER 11 CLOCK OUTPUT CONTROLLER**

# 11.1 Functions of Clock Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral LSIs. The clock selected with the clock output selection register (CKS) is output.

Figure 11-1 shows the block diagram of clock output controller.

Prescaler 8  $fx to fx/2^7$ Clock Selector controller O PCL/INTP6/P140 fхт CLOE Output latch (P140) PM140 CCS3 CCS2 CCS1 CCS0 CLOE Clock output selection register (CKS) Internal bus

Figure 11-1. Block Diagram of Clock Output Controller

# 11.2 Configuration of Clock Output Controller

The clock output controller includes the following hardware.

**Table 11-1. Clock Output Controller Configuration** 

Item	Configuration
Control registers	Clock output selection register (CKS)
	Port mode register 14 (PM14)
	Port register 14 (P14)

# 11.3 Registers Controlling Clock Output Controller

The following two registers are used to control the clock output controller.

- Clock output selection register (CKS)
- Port mode register 14 (PM14)

## (1) Clock output selection register (CKS)

This register sets output enable/disable for clock output (PCL) and sets the output clock.

CKS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CKS to 00H.

Figure 11-2. Format of Clock Output Selection Register (CKS)

Address: FF	40H After ı	eset: 00H	R/W					
Symbol	7	6	5	<4>	3	2	1	0
CKS	0	0	0	CLOE	CCS3	CCS2	CCS1	CCS0

CLOE	PCL output enable/disable specification			
0	Clock division circuit operation stopped. PCL fixed to low level.			
1	Clock division circuit operation enabled. PCL output enabled.			

CCS3	CCS2	CCS1	CCS0	PCL output clock selection <sup>Note</sup>
0	0	0	0	fx (10 MHz)
0	0	0	1	fx/2 (5 MHz)
0	0	1	0	fx/2 <sup>2</sup> (2.5 MHz)
0	0	1	1	fx/2 <sup>3</sup> (1.25 MHz)
0	1	0	0	fx/2 <sup>4</sup> (625 kHz)
0	1	0	1	fx/2 <sup>5</sup> (312.5 kHz)
0	1	1	0	fx/2 <sup>6</sup> (156.25 kHz)
0	1	1	1	fx/2 <sup>7</sup> (78.125 kHz)
1	0	0	0	fхт (32.768 kHz)
	Other tha	an above		Setting prohibited

**Note** Set the output clock to satisfy the following condition.

• Output clock ≤ 10 MHz

Remarks 1. fx: X1 input clock oscillation frequency

2. fxT: Subsystem clock oscillation frequency

**3.** Figures in parentheses are for operation with fx = 10 MHz or fxT = 32.768 kHz.

## (2) Port mode register 14 (PM14)

This register sets port 14 input/output in 1-bit units.

When using the P140/INTP6/PCL pin for clock output, clear PM140 and the output latch of P140 to 0.

PM14 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM14 to FFH.

Figure 11-3. Format of Port Mode Register 14 (PM14)

Address: FF2EH		After reset: FFH		/W				
Symbol	7	6	5	4	3	2	1	0
PM14	1	1	1	1	1	1	1	PM140

PM140	P140 pin I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)


## 11.4 Clock Output Controller Operations

The clock pulse is output as the following procedure.

- <1> Select the clock pulse output frequency with bits 0 to 3 (CCS0 to CCS3) of the clock output selection register (CKS) (clock pulse output in disabled status).
- <2> Set bit 4 (CLOE) of CKS to 1 to enable clock output.

**Remark** The clock output controller is designed not to output pulses with a small width during output enable/disable switching of the clock output. As shown in Figure 11-4, be sure to start output from the low period of the clock (marked with \* in the figure). When stopping output, do so after securing high level of the clock.

Figure 11-4. Remote Control Output Application Example



## **CHAPTER 12 A/D CONVERTER**

## 12.1 Functions of A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of up to eight channels (ANI0 to ANI7) with a resolution of 10 bits.

The A/D converter has the following two functions.

## (1) 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one channel selected from analog inputs ANI0 to ANI7. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

## (2) Power-fail detection function

This function is used to detect a voltage drop in a battery. The A/D conversion result (ADCR register value) and power-fail comparison threshold register (PFT) value are compared. INTAD is generated only when a comparative condition has been matched.

O AVREF ADCS bit ANI0/P20 © Sample & hold circuit ANI1/P21 © ANI2/P22 © Voltage comparator Selector Fap selector ANI3/P23 © ANI4/P24 (3) ANI5/P25 @ AVss 777 ANI6/P26 ⊚ ANI7/P27 ⊚ Successive approximation register (SAR) - INTAD Controller Comparato A/D conversion result Power-fail comparison register (ADCR) threshold register (PFT) 3 PFCM ADS2 ADS1 ADS0 ADCS FR2 FR1 FR0 ADCE PFEN Analog input channel A/D converter mode Power-fail comparison specification register register (ADM) mode register (PFM) (ADS) Internal bus

Figure 12-1. Block Diagram of A/D Converter

# 12.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

Table 12-1. Registers of A/D Converter Used on Software

Item	Configuration				
Registers	A/D conversion result register (ADCR) A/D converter mode register (ADM) Analog input channel specification register (ADS) Power-fail comparison mode register (PFM) Power-fail comparison threshold register (PFT)				

## (1) ANI0 to ANI7 pins

These are the analog input pins of the 8-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin by the analog input channel specification register (ADS) can be used as input port pins.


## (2) Sample & hold circuit

The sample & hold circuit samples the input signal of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled analog input voltage value during A/D conversion.

# (3) Series resistor string

The series resistor string is connected between AV<sub>REF</sub> and AV<sub>SS</sub>, and generates a voltage to be compared with the analog input signal.

Figure 12-2. Circuit Configuration of Series Resistor String



## (4) Voltage comparator

The voltage comparator compares the sampled analog input voltage and the output voltage of the series resistor string.

## (5) Successive approximation register (SAR)

This register compares the sampled analog voltage and the voltage of the series resistor string, and converts the result, starting from the most significant bit (MSB).

When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

#### (6) A/D conversion result register (ADCR)

The result of A/D conversion is loaded from the successive approximation register (SAR) to this register each time A/D conversion is completed, and the ADCR register holds the result of A/D conversion in its higher 10 bits (the lower 6 bits are fixed to 0).

#### (7) Controller

When A/D conversion has been completed or when the power-fail detection function is used, this controller compares the result of A/D conversion (value of the ADCR register) and the value of the power-fail comparison threshold register (PFT). It generates the interrupt INTAD only if a specified comparison condition is satisfied as a result.

## (8) AVREF pin

This pin inputs an analog power/reference voltage to the A/D converter. Always use this pin at the same potential as that of the V<sub>DD</sub> pin even when the A/D converter is not used.

The signal input to ANI0 to ANI7 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

#### (9) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

#### (10) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

#### (11) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

## (12) Power-fail comparison mode register (PFM)

This register is used to set the power-fail monitor mode.

#### (13) Power-fail comparison threshold register (PFT)

This register is used to set the threshold value that is to be compared with the value of the A/D conversion result register (ADCR).

## 12.3 Registers Used in A/D Converter

The A/D converter uses the following five registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- A/D conversion result register (ADCR)
- Power-fail comparison mode register (PFM)
- Power-fail comparison threshold register (PFT)

# (1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

ADM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 12-3. Format of A/D Converter Mode Register (ADM)

Address: FF28H		After res	set: 00H	R/W				
Symbol	<7>	6	5	4	3	2	1	<0>
ADM	ADCS	0	FR2	FR1	FR0	0	0	ADCE

ADCS	A/D conversion operation control					
0	Stops conversion operation					
1	Enables conversion operation					

FR2	FR1	FR0	Conversion time selection <sup>Note 1</sup>					
				fx = 2 MHz	fx = 8.38 MHz	fx = 10 MHz		
0	0	0	288/fx	144μs	34.3 $\mu$ s	28.8 μs		
0	0	1	240/fx	120 μs	28.6 μs	24.0 μs		
0	1	0	192/fx	96 μs	22.9 μs	19.2 <i>μ</i> s		
1	0	0	144/fx	72 μs	17.2 <i>μ</i> s	14.4 <i>μ</i> s		
1	0	1	120/fx	60 μs	14.3 <i>μ</i> s	12.0 μs		
1	1	0	96/fx	48 μs	11.5 μs	9.6 μs		
Oth	Other than above			Setting prohibited				

	ADCE	Boost reference voltage generator operation control <sup>Note 2</sup>
	0	Stops operation of reference voltage generator
ſ	1	Enables operation of reference voltage generator

Notes 1. Set so that the A/D conversion time is as follows.

Standard products, (A) grade products: 14 μs or longer but less than 100 μs
 (A1) grade products: 14 μs or longer but less than 60 μs
 (A2) grade products: 16 μs or longer but less than 48 μs


2. A booster circuit is incorporated to realize low-voltage operation. The operation of the circuit that generates the reference voltage for boosting is controlled by ADCE, and it takes 14  $\mu$ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 14  $\mu$ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result.

Table 12-2. Settings of ADCS and ADCE

ADCS	ADCE	A/D Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion waiting mode (only reference voltage generator consumes power)
1	0	Conversion mode (reference voltage generator operation stopped <sup>Note</sup> )
1	1	Conversion mode (reference voltage generator operates)

**Note** Data of first conversion cannot be used.

Figure 12-4. Timing Chart When Boost Reference Voltage Generator Is Used



**Note** The time from the rising of the ADCE bit to the rising of the ADCS bit must be 14  $\mu$ s or longer to stabilize the reference voltage.

- Cautions 1. A/D conversion must be stopped before rewriting bits FR0 to FR2 to values other than the identical data.
  - 2. For the sampling time of the A/D converter and the A/D conversion start delay time, see (11) in 12.6 Cautions for A/D Converter.
  - 3. If data is written to ADM, a wait cycle is generated. Do not write data to ADM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

Remark fx: X1 input clock oscillation frequency

# (2) Analog input channel specification register (ADS)

This register specifies the input port of the analog voltage to be A/D converted.

ADS can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 12-5. Format of Analog Input Channel Specification Register (ADS)

Address: FF29H		After res	set: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	ADS2	ADS1	ADS0

ADS2	ADS1	ADS0	Analog input channel specification
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	ANI7

## Cautions 1. Be sure to clear bits 3 to 7 of ADS to 0.

2. If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.


## (3) A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The lower six bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and is stored in ADCR in order starting from the most significant bit (MSB). FF09H indicates the higher 8 bits of the conversion result, and FF08H indicates the lower 2 bits of the conversion result.

ADCR can be read by a 16-bit memory manipulation instruction.

RESET input makes ADCR undefined.

Figure 12-6. Format of A/D Conversion Result Register (ADCR)



- Cautions 1. When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.
  - If data is read from ADCR, a wait cycle is generated. Do not read data from ADCR when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

# (4) Power-fail comparison mode register (PFM)

The power-fail comparison mode register (PFM) is used to compare the A/D conversion result (value of the ADCR register) and the value of the power-fail comparison threshold register (PFT).

PFM can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 12-7. Format of Power-Fail Comparison Mode Register (PFM)

Address: FF2AH		After reset: 00H		R/W				
Symbol	<7>	<6>	5	4	3	2	1	0
PFM	PFEN	PFCM	0	0	0	0	0	0

PFEN	Power-fail comparison enable			
0 Stops power-fail comparison (used as a normal A/D converte				
1	Enables power-fail comparison (used for power-fail detection)			

	PFCM	Power-fail comparison mode selection		
0	Higher 8 bits of ADCR ≥ PFT	Interrupt request signal (INTAD) generation		
	Higher 8 bits of ADCR < PFT	No INTAD generation		
1	Higher 8 bits of ADCR ≥ PFT	No INTAD generation		
'	Higher 8 bits of ADCR < PFT	INTAD generation		

Caution If data is written to PFM, a wait cycle is generated. Do not write data to PFM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

# (5) Power-fail comparison threshold register (PFT)

The power-fail comparison threshold register (PFT) is a register that sets the threshold value when comparing the values with the A/D conversion result.

8-bit data in PFT is compared to the higher 8 bits (FF09H) of the 10-bit A/D conversion result.

PFT can be set by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 12-8. Format of Power-Fail Comparison Threshold Register (PFT)

Address:	FF2BH	After reset: 00H		R/W				
Symbol	7	6	5	4	3	2	1	0
PFT	PFT7	PFT6	PFT5	PFT4	PFT3	PFT2	PFT1	PFT0

Caution If data is written to PFT, a wait cycle is generated. Do not write data to PFT when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

## 12.4 A/D Converter Operations

## 12.4.1 Basic operations of A/D converter

- <1> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- <2> Set ADCE to 1 and wait for 14  $\mu$ s or longer.
- <3> Set ADCS to 1 and start the conversion operation. (<4> to <10> are operations performed by hardware.)
- <4> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <5> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation has ended.
- <6> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <7> The voltage difference between the series resistor string voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB is reset to 0.
- <8> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
  - Bit 9 = 1: (3/4) AVREF
  - Bit 9 = 0: (1/4) AVREF

The voltage tap and analog input voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage ≥ Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0
- <9> Comparison is continued in this way up to bit 0 of SAR.
- <10> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR) and then latched.

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.

<11> Repeat steps <4> to <10>, until ADCS is cleared to 0.

To stop the A/D converter, clear ADCS to 0.

To restart A/D conversion from the status of ADCE = 1, start from <3>. To restart A/D conversion from the status of ADCE = 0, however, start from <2>.




Figure 12-9. Basic Operation of A/D Converter

A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to one of the ADM, analog input channel specification register (ADS), power-fail comparison mode register (PFM), or power-fail comparison threshold register (PFT) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

RESET input makes the A/D conversion result register (ADCR) undefined.

## 12.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the theoretical A/D conversion result (stored in the A/D conversion result register (ADCR)) is shown by the following expression.

$$SAR = INT \left( \frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5 \right)$$

$$ADCR = SAR \times 64$$

or

$$(ADCR - 0.5) \times \frac{AV_{REF}}{1024} \le V_{AIN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses


Vain: Analog input voltage AVREF: AVREF pin voltage

ADCR: A/D conversion result register (ADCR) value

SAR: Successive approximation register

Figure 12-10 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 12-10. Relationship Between Analog Input Voltage and A/D Conversion Result



A/D conversion result (ADCR)

Input voltage/AVREF

#### 12.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI7 by the analog input channel specification register (ADS) and A/D conversion is executed.

In addition, the following two functions can be selected by setting of bit 7 (PFEN) of the power-fail comparison mode register (PFM).

- Normal 10-bit A/D converter (PFEN = 0)
- Power-fail detection function (PFEN = 1)

## (1) A/D conversion operation (when PFEN = 0)

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1 and bit 7 (PFEN) of the power-fail comparison mode register (PFM) to 0, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has started and when one A/D conversion has been completed, the next A/D conversion operation is immediately started. The A/D conversion operations are repeated until new data is written to ADS.

If ADM, ADS, the power-fail comparison mode register (PFM), and the power-fail comparison threshold register (PFT) are rewritten during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.

If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result is undefined.




Figure 12-11. A/D Conversion Operation

**Remarks 1.** n = 0 to 7

**2.** m = 0 to 7

## (2) Power-fail detection function (when PFEN = 1)

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1 and bit 7 (PFEN) of the power-fail comparison mode register (PFM) to 1, the A/D conversion operation of the voltage applied to the analog input pin specified by the analog input channel specification register (ADS) is started.

When the A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR), the values are compared with power-fail comparison threshold register (PFT), and an interrupt request signal (INTAD) is generated under the condition specified by bit 6 (PFCM) of PFM.

#### <1> When PFEN = 1 and PFCM = 0

The higher 8 bits of ADCR and PFT values are compared when A/D conversion ends and INTAD is only generated when the higher 8 bits of ADCR  $\geq$  PFT.

## <2> When PFEN = 1 and PFCM = 1

The higher 8 bits of ADCR and PFT values are compared when A/D conversion ends and INTAD is only generated when the higher 8 bits of ADCR < PFT.




Figure 12-12. Power-Fail Detection (When PFEN = 1 and PFCM = 0)

**Note** If the conversion result is not read before the end of the next conversion after INTAD is output, the result is replaced by the next conversion result.

**Remark** n = 0 to 7

The setting methods are described below.

- When used as A/D conversion operation
  - <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
  - <2> Select the channel and conversion time using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS) and bits 5 to 3 (FR2 to FR0) of ADM.
  - <3> Set bit 7 (ADCS) of ADM to 1.
  - <4> An interrupt request signal (INTAD) is generated.
  - <5> Transfer the A/D conversion data to the A/D conversion result register (ADCR).

#### <Change the channel>

- <6> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS.
- <7> An interrupt request signal (INTAD) is generated.
- <8> Transfer the A/D conversion data to the A/D conversion result register (ADCR).

#### <Complete A/D conversion>

- <9> Clear ADCS to 0.
- <10> Clear ADCE to 0.

## Cautions 1. Make sure the period of <1> to <3> is 14 $\mu$ s or more.

- 2. It is no problem if the order of <1> and <2> is reversed.
- <1> can be omitted. However, do not use the first conversion result after <3> in this case.
- 4. The period from <4> to <7> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <6> to <7> is the conversion time set using FR2 to FR0.
- When used as power-fail function
  - <1> Set bit 7 (PFEN) of the power-fail comparison mode register (PFM).
  - <2> Set power-fail comparison condition using bit 6 (PFCM) of PFM.
  - <3> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
  - <4> Select the channel and conversion time using bits 2 to 0 (ADS2 to ADS0) of the analog input channel specification register (ADS) and bits 5 to 3 (FR2 to FR0) of ADM.
  - <5> Set a threshold value to the power-fail comparison threshold register (PFT).
  - <6> Set bit 7 (ADCS) of ADM to 1.
  - <7> Transfer the A/D conversion data to the A/D conversion result register (ADCR).
  - <8> The higher 8 bits of ADCR and PFT are compared and an interrupt request signal (INTAD) is generated if the conditions match.

## <Change the channel>

- <9> Change the channel using bits 2 to 0 (ADS2 to ADS0) of ADS.
- <10> Transfer the A/D conversion data to the A/D conversion result register (ADCR).
- <11> The higher 8 bits of ADCR and the power-fail comparison threshold register (PFT) are compared and an interrupt request signal (INTAD) is generated if the conditions match.

#### <Complete A/D conversion>

- <12> Clear ADCS to 0.
- <13> Clear ADCE to 0.

## Cautions 1. Make sure the period of <3> to <6> is 14 $\mu$ s or more.

- 2. It is no problem if the order of <3>, <4>, and <5> is changed.
- 3. <3> must not be omitted if the power-fail function is used.
- 4. The period from <7> to <11> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <9> to <11> is the conversion time set using FR2 to FR0.

#### 12.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

## (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

$$1LSB = 1/2^{10} = 1/1024$$
  
= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

#### (2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

#### (3) Quantization error

When analog values are converted to digital values, a  $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of  $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 12-13. Overall Error





Figure 12-14. Quantization Error



## (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0......000 to 0......001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0......010.

## (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – 3/2LSB) when the digital output changes from 1......110 to 1......111.

#### (6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

## (7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 12-15. Zero-Scale Error




Figure 12-17. Integral Linearity Error




Figure 12-16. Full-Scale Error





Figure 12-18. Differential Linearity Error




## (8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

## (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



#### 12.6 Cautions for A/D Converter

## (1) Operating current in standby mode

The A/D converter stops operating in the standby mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 (see **Figure 12-2**).

#### (2) Input range of ANI0 to ANI7

Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of AVREF or higher and AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

## (3) Conflicting operations

- <1> Conflict between A/D conversion result register (ADCR) write and ADCR read by instruction upon the end of conversion
  - ADCR read has priority. After the read operation, the new conversion result is written to ADCR.
- <2> Conflict between ADCR write and A/D converter mode register (ADM) write or analog input channel specification register (ADS) write upon the end of conversion ADM or ADS write has priority. ADCR write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

#### (4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI7. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 12-19, to reduce noise.




Figure 12-19. Analog Input Pin Connection

## (5) ANI0/P20 to ANI7/P27

- <1> The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27).

  When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access port 2 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

## (6) Input impedance of ANI0 to ANI7 pins

In this A/D converter, the internal sampling capacitor is charged and sampling is performed for approx. one sixth of the conversion time.

Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates and has no meaning.

To perform sufficient sampling, however, it is recommended to make the output impedance of the analog input source 10 k $\Omega$  or lower, or attach a capacitor of around 100 pF to the ANI0 to ANI7 pins (see **Figure 12-19**).

#### (7) AVREF pin input impedance

A series resistor string of several tens of  $k\Omega$  is connected between the AVREF and AVss pins.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AVREF and AVss pins, resulting in a large reference voltage error.

#### (8) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 12-20. Timing of A/D Conversion End Interrupt Request Generation

**Remarks 1.** n = 0 to 7

**2.** m = 0 to 7

# (9) Conversion results just after A/D conversion start

The A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 14  $\mu$ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

# (10) A/D conversion result register (ADCR) read operation

When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.

## (11) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the A/D converter mode register (ADM). The delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 12-21 and Table 12-3.




Figure 12-21. Timing of A/D Converter Sampling and A/D Conversion Start Delay

Table 12-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Set Value)

FR2	FR1	FR0	Conversion Time	Sampling Time	A/D Conversion Start Delay Time <sup>Note</sup>	
					MIN.	MAX.
0	0	0	288/fx	40/fx	32/fx	36/fx
0	0	1	240/fx	32/fx	28/fx	32/fx
0	1	0	192/fx	24/fx	24/fx	28/fx
1	0	0	144/fx	20/fx	16/fx	18/fx
1	0	1	120/fx	16/fx	14/fx	16/fx
1	1	0	96/fx	12/fx	12/fx	14/fx
Oth	er than ab	ove	Setting prohibited	_	_	_

Note The A/D conversion start delay time is the time after wait period. For the wait function, see CHAPTER 33 CAUTIONS FOR WAIT.

**Remark** fx: X1 input clock oscillation frequency

## (12) Register generating wait cycle

Do not read data from the ADCR register and do not write data to the ADM, ADS, PFM, and PFT registers while the CPU is operating on the subsystem clock and while oscillation of the clock input to X1 is stopped.

#### (13) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 12-22. Internal Equivalent Circuit of ANIn Pin




Table 12-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREF	R1	R2	C1	C2	СЗ
2.7 V	12 kΩ	8 kΩ	8 pF	3 pF	2 pF
4.5 V	4 kΩ	2.7 kΩ	8 pF	1.4 pF	2 pF

Remarks 1. The resistance and capacitance values shown in Table 12-4 are not guaranteed values.

**2.** n = 0 to 7

#### **CHAPTER 13 SERIAL INTERFACE UARTO**

#### 13.1 Functions of Serial Interface UARTO

Serial interface UART0 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 13.4.1 Operation stop mode.

#### (2) Asynchronous serial interface (UART) mode

The functions of this mode are outlined below.

For details, see 13.4.2 Asynchronous serial interface (UART) mode and 13.4.3 Dedicated baud rate generator.

• Two-pin configuration TxD0: Transmit data output pin

RxD0: Receive data input pin

- Length of communication data can be selected from 7 or 8 bits.
- Dedicated on-chip 5-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- Four operating clock inputs selectable
- Fixed to LSB-first communication
- Cautions 1. If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.
  - 2. Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.
  - 3. TXE0 and RXE0 are synchronized by the base clock (fxclko) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.

### 13.2 Configuration of Serial Interface UART0

Serial interface UART0 includes the following hardware.

Table 13-1. Configuration of Serial Interface UART0

Item	Configuration
Registers	Receive buffer register 0 (RXB0) Receive shift register 0 (RXS0) Transmit shift register 0 (TXS0)
Control registers	Asynchronous serial interface operation mode register 0 (ASIM0) Asynchronous serial interface reception error status register 0 (ASIS0) Baud rate generator control register 0 (BRGC0) Port mode register 1 (PM1) Port register 1 (P1)

→ © R<sub>x</sub>D0/ SI10/P11 Filter Receive shift register 0 (RXS0) Asynchronous serial interface reception error status register 0 (ASIS0) Asynchronous serial INTSR0 ◀ Reception control Receive buffer register 0 (RXB0) Baud rate nterface operation mode generator register 0 (ASIM0) fx/23 -Reception unit fx/2<sup>5</sup> -8-bit timer/ — event counter 50 output Baud rate generator control register 0 (BRGC0) Baud rate generator Transmit shift register 0 (TXS0) INTST0 ◀ Transmission control TxD0/ SCK10/P10 Output latch (P10) PM10 Registers Transmission unit

Figure 13-1. Block Diagram of Serial Interface UART0

#### (1) Receive buffer register 0 (RXB0)

This 8-bit register stores parallel data converted by receive shift register 0 (RXS0).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 0 (RXS0).

If the data length is set to 7 bits the receive data is transferred to bits 0 to 6 of RXB0 and the MSB of RXB0 is always 0.

If an overrun error (OVE0) occurs, the receive data is not transferred to RXB0.

RXB0 can be read by an 8-bit memory manipulation instruction. No data can be written to this register.

RESET input or POWER0 = 0 sets this register to FFH.

#### (2) Receive shift register 0 (RXS0)

This register converts the serial data input to the RxD0 pin into parallel data.

RXS0 cannot be directly manipulated by a program.

#### (3) Transmit shift register 0 (TXS0)

This register is used to set transmit data. Transmission is started when data is written to TXS0, and serial data is transmitted from the TxD0 pins.

TXS0 can be written by an 8-bit memory manipulation instruction. This register cannot be read.

RESET input, POWER0 = 0, or TXE0 = 0 sets this register to FFH.

Caution Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.

#### 13.3 Registers Controlling Serial Interface UART0

Serial interface UART0 is controlled by the following five registers.

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

#### (1) Asynchronous serial interface operation mode register 0 (ASIM0)

This 8-bit register controls the serial communication operations of serial interface UARTO.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Figure 13-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (1/2)

Address: FF70H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM0	POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
O <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .
1	Enables operation of the internal operation clock.

TXE0	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).
1	Enables transmission.

RXE0	Enables/disables reception
O Disables reception (synchronously resets the reception circuit).	
1	Enables reception.

- **Notes 1.** The input from the RxD0 pin is fixed to high level when POWER0 = 0.
  - 2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.

Figure 13-2. Format of Asynchronous Serial Interface Operation Mode Register 0 (ASIM0) (2/2)

PS01	PS00	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity <sup>Note</sup>
1	0	Outputs odd parity.	Judges as odd parity.
1 1		Outputs even parity.	Judges as even parity.

CL0 Specifies character length of transmit/receive data		
0	Character length of data = 7 bits	
1	1 Character length of data = 8 bits	

SL0	Specifies number of stop bits of transmit data			
0	Number of stop bits = 1			
1	Number of stop bits = 2			

**Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE0) of asynchronous serial interface reception error status register 0 (ASIS0) is not set and the error interrupt does not occur.

- Cautions 1. At startup, set POWER0 to 1 and then set TXE0 to 1. To stop the operation, clear TXE0 to 0, and then clear POWER0 to 0.
  - 2. At startup, set POWER0 to 1 and then set RXE0 to 1. To stop the operation, clear RXE0 to 0, and then clear POWER0 to 0.
  - 3. Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.
  - 4. TXE0 and RXE0 are synchronized by the base clock (fxclko) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
  - 5. Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.
  - 6. Make sure that TXE0 = 0 when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.
  - 7. Be sure to set bit 0 to 1.

#### (2) Asynchronous serial interface reception error status register 0 (ASIS0)

This register indicates an error status on completion of reception by serial interface UARTO. It includes three error flag bits (PE0, FE0, OVE0).

This register is read-only by an 8-bit memory manipulation instruction.

RESET input or clearing bit 7 (POWER0) or bit 5 (RXE0) of ASIM0 to 0 clears this register to 00H. 00H is read when this register is read.

Figure 13-3. Format of Asynchronous Serial Interface Reception Error Status Register 0 (ASIS0)

Address: FF73H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS0	0	0	0	0	0	PE0	FE0	OVE0

PE0	Status flag indicating parity error		
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.		
1 If the parity of transmit data does not match the parity bit on completion of reception.			

FE0	Status flag indicating framing error		
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.		
1 If the stop bit is not detected on completion of reception.			

OVE0	Status flag indicating overrun error
0	If POWER0 = 0 and RXE0 = 0, or if ASIS0 register is read.
1	If receive data is set to the RXB0 register and the next reception operation is completed before the data is read.

## Cautions 1. The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0).

- 2. Only the first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
- 3. If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.
- 4. If data is read from ASISO, a wait cycle is generated. Do not read data from ASISO when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

#### (3) Baud rate generator control register 0 (BRGC0)

This register selects the base clock of serial interface UART0 and the division value of the 5-bit counter.

BRGC0 can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to 1FH.

Figure 13-4. Format of Baud Rate Generator Control Register 0 (BRGC0)

Address: FF71H After reset: 1FH R/W

Symbol 7 6 5 4 3 2 1 0 BRGC0 TPS01 TPS00 0 MDL04 MDL03 MDL02 MDL01 MDL00

TPS01	TPS00	Base clock (fxclko) selectionNote 1
0	0	TM50 output <sup>Note 2</sup>
0	1	fx/2 (5 MHz)
1	0	fx/2³ (1.25 MHz)
1	1	fx/2 <sup>5</sup> (312.5 kHz)

MDL04	MDL03	MDL02	MDL01	MDL00	k	Selection of 5-bit counter output clock
0	0	×	×	×	×	Setting prohibited
0	1	0	0	0	8	fхсько/8
0	1	0	0	1	9	fхсько/9
0	1	0	1	0	10	fxclкo/10
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	0	1	0	26	fxclкo/26
1	1	0	1	1	27	fxclкo/27
1	1	1	0	0	28	fxclкo/28
1	1	1	0	1	29	fxclкo/29
1	1	1	1	0	30	fxclкo/30
1	1	1	1	1	31	fxclko/31

- Notes 1. Set the base clock to satisfy the following conditions.
  - V<sub>DD</sub> = 4.0 to 5.5 V: Base clock ≤ 10 MHz
  - $V_{DD} = 3.3$  to 4.0 V: Base clock  $\leq 8.38$  MHz
  - $V_{DD} = 2.7$  to 3.3 V: Base clock  $\leq 5$  MHz
  - $V_{DD} = 2.5$  to 2.7 V: Base clock  $\leq 2.5$  MHz
  - 2. When selecting the TM50 output as the base clock, note the following.
    - PWM mode (TMC506 = 1)

Set the clock to 50% duty and start the 8-bit timer/event counter 50 operation beforehand.

Mode in which clear & start occurs on a match of TM50 and CR50 (TMC506 = 0)
 Enable the timer F/F inversion operation (TMC501 = 1) and start the 8-bit timer/event counter 50 operation beforehand.

In the both modes, it is not necessary to enable the timer output for the TO50 pin.

- Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the base clock is the internal oscillation clock, the operation of serial interface UART0 is not guaranteed.
  - 2. Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.
  - 3. The baud rate value is the output clock of the 5-bit counter divided by 2.

Remarks 1. fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits

- **2.** fx: X1 input clock oscillation frequency
- 3. k: Value set by the MDL04 to MDL00 bits (k = 8, 9, 10, ..., 31)
- 4. ×: Don't care
- **5.** Figures in parentheses apply to operation at fx = 10 MHz.
- 6. TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50)
- 7. TMC501: Bit 1 of TMC50

#### (4) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.


When using the P10/TxD0/SCK10 pin for serial interface data output, clear PM10 to 0 and set the output latch of P10 to 1.

When using the P11/RxD0/SI10 pin for serial interface data input, set PM11 to 1. The output latch of P11 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 13-5. Format of Port Mode Register 1 (PM1)



I	PM1n	P1n pin I/O mode selection (n = 0 to 7)						
	0	Output mode (output buffer on)						
	1	Input mode (output buffer off)						

#### 13.4 Operation of Serial Interface UART0

Serial interface UART0 has the following two modes.

- · Operation stop mode
- · Asynchronous serial interface (UART) mode

#### 13.4.1 Operation stop mode

In this mode, serial communication cannot be executed, thus reducing the power consumption. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER0, TXE0, and RXE0) of ASIM0 to 0.

#### (1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 0 (ASIM0).

ASIMO can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Address: FF70H After reset: 01H R/W

Syi	HDO
AS	IMO

	<6>	<5>	4	3	2	1	0
POWER0	TXE0	RXE0	PS01	PS00	CL0	SL0	1

POWER0	Enables/disables operation of internal operation clock
O <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .

TXE0	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).

RXE0	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

- **Notes 1.** The input from the RxD0 pin is fixed to high level when POWER0 = 0.
  - 2. Asynchronous serial interface reception error status register 0 (ASIS0), transmit shift register 0 (TXS0), and receive buffer register 0 (RXB0) are reset.

Caution Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode.

To start the operation, set POWER0 to 1, and then set TXE0 and RXE0 to 1.

**Remark** To use the RxD0/SI10/P11 and TxD0/SCK10/P10 pins as general-purpose port pins, see **CHAPTER 4 PORT FUNCTIONS**.

#### 13.4.2 Asynchronous serial interface (UART) mode

In this mode, 1-byte data is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

#### (1) Registers used

- Asynchronous serial interface operation mode register 0 (ASIM0)
- Asynchronous serial interface reception error status register 0 (ASIS0)
- Baud rate generator control register 0 (BRGC0)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the BRGC0 register (see Figure 13-4).
- <2> Set bits 1 to 4 (SL0, CL0, PS00, and PS01) of the ASIM0 register (see Figure 13-2).
- <3> Set bit 7 (POWER0) of the ASIM0 register to 1.
- <4> Set bit 6 (TXE0) of the ASIM0 register to 1. → Transmission is enabled.
  Set bit 5 (RXE0) of the ASIM0 register to 1. → Reception is enabled.
- <5> Write data to the TXS0 register.  $\rightarrow$  Data transmission is started.

# Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 13-2. Relationship Between Register Settings and Pins

POWER0	TXE0	RXE0	PM10	P10	PM11	P11	UART0	Pin Function		
							Operation	TxD0/SCK10/P10	RxD0/SI10/P11	
0	0	0	× <sup>Note</sup>	× <sup>Note</sup>	× <sup>Note</sup>	× <sup>Note</sup>	Stop	SCK10/P10	SI10/P11	
1	0	1	× <sup>Note</sup>	× <sup>Note</sup>	1	×	Reception	SCK10/P10	RxD0	
	1	0	0	1	× <sup>Note</sup>	× <sup>Note</sup>	Transmission	TxD0	SI10/P11	
	1	1	0	1	1	×	Transmission/ reception	TxD0	RxD0	

Note Can be set as port function.

Remark x: don't care

POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)

TXE0: Bit 6 of ASIM0

RXE0: Bit 5 of ASIM0

PM1x: Port mode register


P1x: Port output latch

#### (2) Communication operation

#### (a) Format and waveform example of normal transmit/receive data

Figures 13-6 and 13-7 show the format and waveform example of the normal transmit/receive data.

Figure 13-6. Format of Normal UART Transmit/Receive Data




One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits (LSB first)
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits


The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 0 (ASIM0).

Figure 13-7. Example of Normal UART Transmit/Receive Data Waveform


1. Data length: 8 bits, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H



2. Data length: 7 bits, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H



3. Data length: 8 bits, Parity: None, Stop bit: 1 bit, Communication data: 87H



#### (b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

#### (i) Even parity

#### Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1
If transmit data has an even number of bits that are "1": 0

#### Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

#### (ii) Odd parity

#### Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0
If transmit data has an even number of bits that are "1": 1

#### Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

#### (iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data.

The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

#### (iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

#### (c) Transmission

The TxD0 pin outputs a high level when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1. If bit 6 (TXE0) of ASIM0 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit shift register 0 (TXS0). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the start bit is output from the TxD0 pin, followed by the rest of the data in order starting from the LSB. When transmission is completed, the parity and stop bits set by ASIM0 are appended and a transmission completion interrupt request (INTST0) is generated.


Transmission is stopped until the data to be transmitted next is written to TXS0.

Figure 13-8 shows the timing of the transmission completion interrupt request (INTST0). This interrupt occurs as soon as the last stop bit has been output.


Caution After transmit data is written to TXS0, do not write the next transmit data before the transmission completion interrupt signal (INTST0) is generated.

Figure 13-8. Transmission Completion Interrupt Request Timing

#### 1. Stop bit length: 1



#### 2. Stop bit length: 2



#### (d) Reception

Reception is enabled and the RxD0 pin input is sampled when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is set to 1 and then bit 5 (RXE0) of ASIM0 is set to 1.

The 5-bit counter of the baud rate generator starts counting when the falling edge of the RxD0 pin input is detected. When the set value of baud rate generator control register 0 (BRGC0) has been counted, the RxD0 pin input is sampled again ( $\nabla$  in Figure 13-9). If the RxD0 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in receive shift register 0 (RXS0) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR0) is generated and the data of RXS0 is written to receive buffer register 0 (RXB0). If an overrun error (OVE0) occurs, however, the receive data is not written to RXB0.

Even if a parity error (PE0) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR0) is generated after completion of reception.




Figure 13-9. Reception Completion Interrupt Request Timing

- Cautions 1. Be sure to read receive buffer register 0 (RXB0) even if a reception error occurs.

  Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
  - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
  - 3. Be sure to read asynchronous serial interface reception error status register 0 (ASIS0) before reading RXB0.

#### (e) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 0 (ASIS0) is set as a result of data reception, a reception error interrupt request (INTSR0) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS0 in the reception error interrupt servicing (INTSR0) (see **Figure 13-3**).

The contents of ASIS0 are reset to 0 when ASIS0 is read.

Table 13-3. Cause of Reception Error

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 0 (RXB0).

#### (f) Noise filter of receive data

The RxD0 signal is sampled using the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 13-10, the internal processing of the reception operation is delayed by two clocks from the external signal status.

Base clock

RxD0/SI10/P11 ⊚ Internal signal A In Q Internal signal B Match detector

Figure 13-10. Noise Filter Circuit

#### 13.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and a 5-bit programmable counter, and generates a serial clock for transmission/reception of UARTO.

Separate 5-bit counters are provided for transmission and reception.

#### (1) Configuration of baud rate generator

#### Base clock

The clock selected by bits 7 and 6 (TPS01 and TPS00) of baud rate generator control register 0 (BRGC0) is supplied to each module when bit 7 (POWER0) of asynchronous serial interface operation mode register 0 (ASIM0) is 1. This clock is called the base clock and its frequency is called fxclk0. The base clock is fixed to low level when POWER0 = 0.

#### · Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 6 (TXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when POWER0 = 1 and TXE0 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit shift register 0 (TXS0).

#### · Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER0) or bit 5 (RXE0) of asynchronous serial interface operation mode register 0 (ASIM0) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.




Figure 13-11. Configuration of Baud Rate Generator

Remark POWER0: Bit 7 of asynchronous serial interface operation mode register 0 (ASIM0)

TXE0: Bit 6 of ASIM0 RXE0: Bit 5 of ASIM0

BRGC0: Baud rate generator control register 0

#### (2) Generation of serial clock

A serial clock can be generated by using baud rate generator control register 0 (BRGC0). Select the clock to be input to the 5-bit counter by using bits 7 and 6 (TPS01 and TPS00) of BRGC0. Bits 4 to 0 (MDL04 to MDL00) of BRGC0 can be used to select the division value of the 5-bit counter.

#### (a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate = 
$$\frac{f_{XCLK0}}{2 \times k}$$
 [bps]

fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits of the BRGC0 register k: Value set by the MDL04 to MDL00 bits of the BRGC0 register (k = 8, 9, 10, ..., 31)

#### (b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) = 
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
  - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.

Example: Frequency of base clock = 
$$2.5 \text{ MHz} = 2,500,000 \text{ Hz}$$
  
Set value of MDL04 to MDL00 bits of BRGC0 register =  $10000B \text{ (k} = 16)$   
Target baud rate =  $76,800 \text{ bps}$   
Baud rate =  $2.5 \text{ M/(2} \times 16)$   
=  $2,500,000/(2 \times 16) = 78,125 \text{ [bps]}$   
Error =  $(78,125/76,800 - 1) \times 100$   
=  $1.725 \text{ [\%]}$ 

#### (3) Example of setting baud rate

Table 13-4. Set Data of Baud Rate Generator

Baud Rate		10.0 MHz		fx = 8.38  MHz				fx = 4.19 MHz				
[bps]	TPS01, TPS00	k	Calculated Value	ERR[%]	TPS01, TPS00	k	Calculated Value	ERR[%]	TPS01, TPS00	k	Calculated Value	ERR[%]
2400	_	I	-	_		ı	-	_	3	27	2425	1.03
4800	-	ı	_	-	3	27	4850	1.03	3	14	4676	-2.58
9600	3	16	9766	1.73	3	14	9353	-2.58	2	27	9699	1.03
10400	3	15	10417	0.16	3	13	10072	-3.15	2	25	10475	0.72
19200	3	8	19531	1.73	2	27	19398	1.03	2	14	18705	-2.58
31250	2	20	31250	0	2	17	30809	-1.41	ı	-	-	_
38400	2	16	39063	1.73	2	14	38796	-2.58	2	27	38796	1.03
76800	2	8	78125	1.73	1	27	77593	1.03	1	14	74821	-2.58
115200	1	22	113636	-1.36	1	18	116389	1.03	1	9	116389	1.03
153600	1	16	156250	1.73	1	14	149643	-2.58	-	-	-	_
230400	1	11	227273	-1.36	1	9	232778	1.03	_	-	_	_

Remark TPS01, TPS00: Bits 7 and 6 of baud rate generator control register 0 (BRGC0) (setting of base clock

(fxclko))

k: Value set by the MDL04 to MDL00 bits of BRGC0 (k = 8, 9, 10, ..., 31)

fx: X1 input clock oscillation frequency

ERR: Baud rate error

#### (4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.




Figure 13-12. Permissible Baud Rate Range During Reception

As shown in Figure 13-12, the latch timing of the receive data is determined by the counter set by baud rate generator control register 0 (BRGC0) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

FL = (Brate)<sup>-1</sup>

Brate: Baud rate of UART0 k: Set value of BRGC0 FL: 1-bit data length

Margin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin = 
$$11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}$$
 FL

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax = 
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k - 2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin = 
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The permissible baud rate error between UART0 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 13-5. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
16	+4.14%	-4.19%
24	+4.34%	-4.38%
31	+4.44%	-4.47%

**Remarks 1.** The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC0

#### **CHAPTER 14 SERIAL INTERFACE UART6**

#### 14.1 Functions of Serial Interface UART6

Serial interface UART6 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption.

For details, see 14.4.1 Operation stop mode.

#### (2) Asynchronous serial interface (UART) mode

This mode supports the LIN (Local Interconnect Network)-bus. The functions of this mode are outlined below. For details, see 14.4.2 Asynchronous serial interface (UART) mode and 14.4.3 Dedicated baud rate generator.

- Two-pin configuration TxD6: Transmit data output pin
  - RxD6: Receive data input pin
- Data length of communication data can be selected from 7 or 8 bits.
- · Dedicated internal 8-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently.
- Twelve operating clock inputs selectable
- MSB- or LSB-first communication selectable
- Inverted transmission operation
- Synchronous break field transmission is 13-bit length output
- More than 11 bits can be identified for synchronous break field reception (SBF reception flag provided).
- Cautions 1. The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.
  - 2. If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.
  - 3. If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if UART6 is used in the LIN communication operation.

## **Remark** LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is  $\pm 15\%$  or less.

Figures 14-1 and 14-2 outline the transmission and reception operations of LIN.




Figure 14-1. LIN Transmission Operation

- Notes 1. The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.
  - 2. The synchronous break field is output by hardware. The output width is adjusted by baud rate generator control register 6 (BRGC6) (see 14.4.2 (2) (h) SBF transmission).
  - 3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

**Remark** The interval between each field is controlled by software.




Figure 14-2. LIN Reception Operation

- **Notes 1.** The wakeup signal is detected at the edge of the pin, and enables UART6 and sets the SBF reception mode.
  - 2. Reception continues until the STOP bit is detected. When an SBF with low-level data of 11 bits or more has been detected, it is assumed that SBF reception has been completed correctly, and an interrupt signal is output. If an SBF with low-level data of less than 11 bits has been detected, it is assumed that an SBF reception error has occurred. The interrupt signal is not output and the SBF reception mode is restored.
  - 3. If SBF reception has been completed correctly, an interrupt signal is output. This SBF reception completion interrupt enables the capture timer. Detection of errors OVE6, PE6, and FE6 is suppressed, and error detection processing of UART communication and data transfer of the shift register and RXB6 is not performed. The shift register holds the reset value FFH.
  - **4.** Calculate the baud rate error from the bit length of the synchronous field, disable UART6 after SF reception, and then re-set baud rate generator control register 6 (BRGC6).
  - 5. Distinguish the checksum field by software. Also perform processing by software to initialize UART6 after reception of the checksum field and to set the SBF reception mode again.

To perform a LIN receive operation, use a configuration like the one shown in Figure 14-3.

The wakeup signal transmitted from the LIN master is received by detecting the edge of the external interrupt (INTP0). The length of the synchronous field transmitted from the LIN master can be measured using the external event capture operation of 16-bit timer/event counter 00, and the baud rate error can be calculated.

The input signal of the reception port input (RxD6) can be input to the external interrupt (INTP0) and 16-bit timer/event counter 00 by port input switch control (ISC0/ISC1), without connecting RxD6 and INTP0/TI000 externally.




Figure 14-3. Port Configuration for LIN Reception Operation

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (see Figure 14-11)

The peripheral functions used in the LIN communication operation are shown below.

- <Peripheral functions used>
- External interrupt (INTP0); wakeup signal detection
  - Use: Detects the wakeup signal edges and detects start of communication.
- 16-bit timer/event counter 00 (TI000); baud rate error detection
- ★ Use: Detects the baud rate error (measures the TI000 input edge interval in the capture mode) by detecting the synchronous field (SF) length and divides it by the number of bits.
  - Serial interface UART6

## 14.2 Configuration of Serial Interface UART6

Serial interface UART6 includes the following hardware.

Table 14-1. Configuration of Serial Interface UART6

Item	Configuration
Registers	Receive buffer register 6 (RXB6) Receive shift register 6 (RXS6) Transmit buffer register 6 (TXB6) Transmit shift register 6 (TXS6)
Control registers	Asynchronous serial interface operation mode register 6 (ASIM6) Asynchronous serial interface reception error status register 6 (ASIS6) Asynchronous serial interface transmission status register 6 (ASIF6) Clock selection register 6 (CKSR6) Baud rate generator control register 6 (BRGC6) Asynchronous serial interface control register 6 (ASICL6) Input switch control register (ISC) Port mode register 1 (PM1) Port register 1 (P1)

User's Manual U16315EJ3V1UD

TI000, INTP0Note → Filter -⊚RxD6/ P14 INTSR6 Reception control INTSRE6 Receive shift register 6 (RXS6) fx fx/2  $fx/2^3$   $fx/2^3$   $fx/2^5$   $fx/2^5$   $fx/2^6$   $fx/2^7$   $fx/2^8$   $fx/2^9$   $fx/2^1$   $fx/2^1$   $fx/2^1$   $fx/2^1$   $fx/2^1$   $fx/2^1$   $fx/2^1$   $fx/2^1$ Asynchronous serial interface reception error status register 6 (ASIS6) Asynchronous serial interface operation mode register 6 (ASIM6) Baud rate Asynchronous serial interface Receive buffer register 6 control register 6 (ASICL6) (RXB6) generator Selector Reception unit Internal bus 8-bit timer/ event counter Baud rate generator control register 6 (BRGC6) Asynchronous serial interface transmission status register 6 (ASIF6) Clock selection Asynchronous serial interface Transmit buffer register 6 Baud rate 50 output register 6 (CKSR6) generator control register 6 (ASICL6) (TXB6) 8 / Transmit shift register 6 Transmission control INTST6 ◀ (TXS6) Registers Output latch (P13) PM13 Transmission unit

Figure 14-4. Block Diagram of Serial Interface UART6

Note Selectable with input switch control register (ISC).

#### (1) Receive buffer register 6 (RXB6)

This 8-bit register stores parallel data converted by receive shift register 6 (RXS6).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 6 (RXS6). If the data length is set to 7 bits, data is transferred as follows.

- In LSB-first reception, the receive data is transferred to bits 0 to 6 of RXB6 and the MSB of RXB6 is always 0.
- In MSB-first reception, the receive data is transferred to bits 1 to 7 of RXB6 and the LSB of RXB6 is always 0.

If an overrun error (OVE6) occurs, the receive data is not transferred to RXB6.

RXB6 can be read by an 8-bit memory manipulation instruction. No data can be written to this register.

RESET input sets this register to FFH.

#### (2) Receive shift register 6 (RXS6)

This register converts the serial data input to the RxD6 pin into parallel data.

RXS6 cannot be directly manipulated by a program.

#### (3) Transmit buffer register 6 (TXB6)

This buffer register is used to set transmit data. Transmission is started when data is written to TXB6.

This register can be read or written by an 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

- Cautions 1. Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.
  - 2. Do not refresh (write the same value to) TXB6 by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1).

#### (4) Transmit shift register 6 (TXS6)

This register transmits the data transferred from TXB6 from the TxD6 pin as serial data. Data is transferred from TXB6 immediately after TXB6 is written for the first transmission, or immediately before INTST6 occurs after one frame was transmitted for continuous transmission. Data is transferred from TXB6 and transmitted from the TxD6 pin at the falling edge of the base clock.

TXS6 cannot be directly manipulated by a program.

#### 14.3 Registers Controlling Serial Interface UART6

Serial interface UART6 is controlled by the following nine registers.

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

#### (1) Asynchronous serial interface operation mode register 6 (ASIM6)

This 8-bit register controls the serial communication operations of serial interface UART6.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

**Remark** ASIM6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 14-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (1/2)

Address: FF50H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
O <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .
1 Note 3	Enables operation of the internal operation clock

TXE6	Enables/disables transmission
0	Disables transmission (synchronously resets the transmission circuit).
1	Enables transmission

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to the high level when POWER6 = 0.
  - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.
  - 3. Operation of the 8-bit counter output is enabled at the second base clock after 1 is written to the POWER6 bit.

Figure 14-5. Format of Asynchronous Serial Interface Operation Mode Register 6 (ASIM6) (2/2)

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).
1	Enables reception

PS61	PS60	Transmission operation	Reception operation
0	0	Does not output parity bit.	Reception without parity
0	1	Outputs 0 parity.	Reception as 0 parity <sup>Note</sup>
1	0	Outputs odd parity.	Judges as odd parity.
1	1	Outputs even parity.	Judges as even parity.

CL6	Specifies character length of transmit/receive data
0	Character length of data = 7 bits
1	Character length of data = 8 bits

SL6	Specifies number of stop bits of transmit data
0	Number of stop bits = 1
1	Number of stop bits = 2

ISRM6	Enables/disables occurrence of reception completion interrupt in case of error
0	"INTSRE6" occurs in case of error (at this time, INTSR6 does not occur).
1	"INTSR6" occurs in case of error (at this time, INTSRE6 does not occur).

**Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE6) of asynchronous serial interface reception error status register 6 (ASIS6) is not set and the error interrupt does not occur.

- Cautions 1. At startup, set POWER6 to 1 and then set TXE6 to 1. To stop the operation, clear TXE6 to 0, and then clear POWER6 to 0.
  - 2. At startup, set POWER6 to 1 and then set RXE6 to 1. To stop the operation, clear RXE6 to 0, and then clear POWER6 to 0.
  - 3. Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RxD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.
  - 4. Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.
  - 5. Fix the PS61 and PS60 bits to 0 when UART6 is used in the LIN communication operation.
  - 6. Make sure that TXE6 = 0 when rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.
  - 7. Make sure that RXE6 = 0 when rewriting the ISRM6 bit.

#### (2) Asynchronous serial interface reception error status register 6 (ASIS6)

This register indicates an error status on completion of reception by serial interface UART6. It includes three error flag bits (PE6, FE6, OVE6).

This register is read-only by an 8-bit memory manipulation instruction.

RESET input or clearing bit 7 (POWER6) or bit 5 (RXE6) of ASIM6 to 0 clears this register to 00H. 00H is read when this register is read.

Figure 14-6. Format of Asynchronous Serial Interface Reception Error Status Register 6 (ASIS6)

Address: FF53H After reset: 00H R

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ASIS6
 0
 0
 0
 0
 PE6
 FE6
 OVE6

PE6	Status flag indicating parity error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If the parity of transmit data does not match the parity bit on completion of reception

FE6	Status flag indicating framing error
0	If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read
1	If the stop bit is not detected on completion of reception

	OVE6	Status flag indicating overrun error				
0 If POWER6 = 0 and RXE6 = 0, or if ASIS6 register is read						
	1	If receive data is set to the RXB register and the next reception operation is completed before the				
		data is read.				

# Cautions 1. The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).

- 2. The first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.
- 3. If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.
- 4. If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.

#### (3) Asynchronous serial interface transmission status register 6 (ASIF6)

This register indicates the status of transmission by serial interface UART6. It includes two status flag bits (TXBF6 and TXSF6).

Transmission can be continued without disruption even during an interrupt period, by writing the next data to the TXB6 register after data has been transferred from the TXB6 register to the TXS6 register.

This register is read-only by an 8-bit memory manipulation instruction.

RESET input or clearing bit 7 (POWER6) or bit 6 (TXE6) of ASIM6 to 0 clears this register to 00H.

Figure 14-7. Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)

Address: FF55H After reset: 00H R Symbol 7 5 3 2 1 0 ASIF6 0 0 0 0 0 0 TXBF6 TXSF6

	TXBF6	Transmit buffer data flag
	0	If POWER6 = 0 or TXE6 = 0, or if data is transferred to transmit shift register 6 (TXS6)
I	1	If data is written to transmit buffer register 6 (TXB6) (if data exists in TXB6)

TXSF6	Transmit shift register data flag				
0 If POWER6 = 0 or TXE6 = 0, or if the next data is not transferred from transmit buffer register (TXB6) after completion of transfer					
1 If data is transferred from transmit buffer register 6 (TXB6) (if data transmission is in progress)					

# Cautions 1. To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.

2. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.

#### (4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6.

CKSR6 can be set by an 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

**Remark** CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 14-8. Format of Clock Selection Register 6 (CKSR6)

Address: FF56H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CKSR6	0	0	0	0	TPS63	TPS62	TPS61	TPS60

TPS63	TPS62	TPS61	TPS60	Base clock (fxclk6) selection Note 1
0	0	0	0	fx (10 MHz)
0	0	0	1	fx/2 (5 MHz)
0	0	1	0	fx/2 <sup>2</sup> (2.5 MHz)
0	0	1	1	fx/2 <sup>3</sup> (1.25 MHz)
0	1	0	0	fx/2⁴ (625 kHz)
0	1	0	1	fx/2⁵ (312.5 kHz)
0	1	1	0	fx/2 <sup>6</sup> (156.25 kHz)
0 1 1 1		1	fx/2 <sup>7</sup> (78.13 kHz)	
1 0 0 0		0	fx/2 <sup>8</sup> (39.06 kHz)	
1	0	0	1	fx/2° (19.53 kHz)
1	0	1	0	fx/2 <sup>10</sup> (9.77 kHz)
1	1 0 1 1		1	TM50 output <sup>Note 2</sup>
	Other that	an above		Setting prohibited

- Notes 1. Set the base clock to satisfy the following conditions.
  - $V_{DD} = 4.0$  to 5.5 V: Base clock  $\leq 10$  MHz
  - $V_{DD} = 3.3$  to 4.0 V: Base clock  $\leq 8.38$  MHz
  - $V_{DD} = 2.7$  to 3.3 V: Base clock  $\leq 5$  MHz
  - $V_{DD} = 2.5$  to 2.7 V: Base clock  $\leq 2.5$  MHz
- 2. When selecting the TM50 output as the base clock, note the following.
  - PWM mode (TMC506 = 1)

Set the clock to 50% duty and start the 8-bit timer/event counter 50 operation beforehand.

Mode in which clear & start occurs on a match of TM50 and CR50 (TMC506 = 0)
 Enable the timer F/F inversion operation (TMC501 = 1) and start the 8-bit timer/event counter 50 operation beforehand.

In the both modes, it is not necessary to enable the timer output for the TO50 pin.

- Cautions 1. When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the base clock is the internal oscillation clock, the operation of serial interface UART6 is not guaranteed.
  - 2. Make sure POWER6 = 0 when rewriting TPS63 to TPS60.
- **Remarks 1.** Figures in parentheses are for operation with fx = 10 MHz.
  - 2. fx: X1 input clock oscillation frequency

#### (5) Baud rate generator control register 6 (BRGC6)

This register sets the division value of the 8-bit counter of serial interface UART6.

BRGC6 can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

**Remark** BRGC6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1).

Figure 14-9. Format of Baud Rate Generator Control Register 6 (BRGC6)

 Address: FF57H After reset: FFH R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 BRGC6
 MDL67
 MDL66
 MDL65
 MDL64
 MDL63
 MDL62
 MDL61
 MDL60

MDL67	MDL66	MDL65	MDL64	MDL63	MDL62	MDL61	MDL60	k	Output clock selection of 8-bit counter
0	0	0	0	0	×	×	×	×	Setting prohibited
0	0	0	0	1	0	0	0	8	fxclk6/8
0	0	0	0	1	0	0	1	9	fxclk6/9
0	0	0	0	1	0	1	0	10	fxclk6/10
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	0	252	fхське/252
1	1	1	1	1	1	0	1	253	fхськ6/253
1	1	1	1	1	1	1	0	254	fxclк6/254
1	1	1	1	1	1	1	1	255	fxclкe/255

- Cautions 1. Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.
  - 2. The baud rate is the output clock of the 8-bit counter divided by 2.
- Remarks 1. fxclke: Frequency of base clock selected by the TPS63 to TPS60 bits of CKSR6 register
  - 2. k: Value set by MDL67 to MDL60 bits (k = 8, 9, 10, ..., 255)
  - 3. x: Don't care

#### (6) Asynchronous serial interface control register 6 (ASICL6)

This register controls the serial communication operations of serial interface UART6.

ASICL6 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 16H.

Caution ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1). Note, however, that communication is started by the refresh operation because bit 6 (SBRT6) of ASICL6 is cleared to 0 when communication is completed (when an interrupt signal is generated).

Figure 14-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6)

Address: FF58H After reset: 16H R/WNote Symbol <7> <6> 5 3 2 1 0 ASICL6 SBRF6 SBRT6 0 1 0 1 DIR6 TXDLV6 SBRF6 SBF reception status flag 0 If POWER6 = 0 and RXE6 = 0 or if SBF reception has been completed correctly 1 SBF reception in progress

SBRT6	SBF reception trigger
0	=
1	SBF reception trigger

DIR6	First bit specification
0	MSB
1	LSB

TXDLV6	Enables/disables inverting TxD6 output					
0	Normal output of TxD6					
1	Inverted output of TxD6					

Note Bits 2 to 5 and 7 are read-only.

- Cautions 1. In the case of an SBF reception error, return the mode to the SBF reception mode.
   The status of the SBRF6 flag is held (1).
  - 2. Before setting the SBRT6 bit, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1.
  - 3. The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.
  - 4. Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.


# (7) Input switch control register (ISC)

The input switch control register (ISC) is used to receive a status signal transmitted from the master during LIN (Local Interconnect Network) reception. The input signal is switched by setting ISC.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 14-11. Format of Input Switch Control Register (ISC)



## (8) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P13/TxD6 pin for serial interface data output, clear PM13 to 0 and set the output latch of P13 to 1.

When using the P14/RxD6 pin for serial interface data input, set PM14 to 1. The output latch of P14 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 14-12. Format of Port Mode Register 1 (PM1)

Address:	FF21H Af	ter reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)				
0	Output mode (output buffer on)				
1	Input mode (output buffer off)				

# 14.4 Operation of Serial Interface UART6

Serial interface UART6 has the following two modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode

### 14.4.1 Operation stop mode

In this mode, serial communication cannot be executed; therefore, the power consumption can be reduced. In addition, the pins can be used as ordinary port pins in this mode. To set the operation stop mode, clear bits 7, 6, and 5 (POWER6, TXE6, and RXE6) of ASIM6 to 0.

### (1) Register used

The operation stop mode is set by asynchronous serial interface operation mode register 6 (ASIM6).

ASIM6 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 01H.

Address: FF50H After reset: 01H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
ASIM6	POWER6	TXE6	RXE6	PS61	PS60	CL6	SL6	ISRM6

POWER6	Enables/disables operation of internal operation clock
O <sup>Note 1</sup>	Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously resets the internal circuit <sup>Note 2</sup> .

TXE6	Enables/disables transmission
0	Disables transmission operation (synchronously resets the transmission circuit).

RXE6	Enables/disables reception
0	Disables reception (synchronously resets the reception circuit).

- **Notes 1.** The output of the TxD6 pin goes high and the input from the RxD6 pin is fixed to high level when POWER6 = 0.
  - 2. Asynchronous serial interface reception error status register 6 (ASIS6), asynchronous serial interface transmission status register 6 (ASIF6), bit 7 (SBRF6) and bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6), and receive buffer register 6 (RXB6) are reset.

Caution Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to set the operation stop mode.

To start the operation, set POWER6 to 1, and then set TXE6 and RXE6 to 1.

Remark To use the RxD6/P14 and TxD6/P13 pins as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS.

## 14.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

### (1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 14-8).
- <2> Set the BRGC6 register (see Figure 14-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 14-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 14-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1. → Transmission is enabled. Set bit 5 (RXE6) of the ASIM6 register to 1. → Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6). → Data transmission is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 14-2. Relationship Between Register Settings and Pins

POWER6	TXE6	RXE6	PM13	P13	PM14	P14	UART6	Pin Fu	n Function		
							Operation	TxD6/P13	RxD6/P14		
0	0	0	× <sup>Note</sup>	× <sup>Note</sup>	× <sup>Note</sup>	× <sup>Note</sup>	Stop	P13	P14		
1	0	1	× <sup>Note</sup>	× <sup>Note</sup>	1	×	Reception	P13	RxD6		
	1	0	0	1	× <sup>Note</sup>	× <sup>Note</sup>	Transmission	TxD6	P14		
	1	1	0	1	1	×	Transmission/ reception	TxD6	RxD6		

Note Can be set as port function.

Remark x: don't care

POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6
RXE6: Bit 5 of ASIM6
PM1x: Port mode register
P1x: Port output latch

## (2) Communication operation

# (a) Format and waveform example of normal transmit/receive data


Figures 14-13 and 14-14 show the format and waveform example of the normal transmit/receive data.

Figure 14-13. Format of Normal UART Transmit/Receive Data

## 1. LSB-first transmission/reception



# 2. MSB-first transmission/reception



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits


The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 6 (ASIM6).

Whether data is communicated with the LSB or MSB first is specified by bit 1 (DIR6) of asynchronous serial interface control register 6 (ASICL6).


Whether the TxD6 pin outputs normal or inverted data is specified by bit 0 (TXDLV6) of ASICL6.

Figure 14-14. Example of Normal UART Transmit/Receive Data Waveform


1. Data length: 8 bits, LSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H




2. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H




3. Data length: 8 bits, MSB first, Parity: Even parity, Stop bit: 1 bit, Communication data: 55H, TxD6 pin inverted output



4. Data length: 7 bits, LSB first, Parity: Odd parity, Stop bit: 2 bits, Communication data: 36H



5. Data length: 8 bits, LSB first, Parity: None, Stop bit: 1 bit, Communication data: 87H



### (b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

## Caution Fix the PS61 and PS60 bits to 0 when the device is incorporated in LIN.

## (i) Even parity

### Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

# Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

### (ii) Odd parity

### Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0
If transmit data has an even number of bits that are "1": 1

#### Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

# (iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data.

The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

### (iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.

## (c) Normal transmission


The TxD6 pin outputs a high level when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1. If bit 6 (TXE6) of ASIM6 is then set to 1, transmission is enabled. Transmission can be started by writing transmit data to transmit buffer register 6 (TXB6). The start bit, parity bit, and stop bit are automatically appended to the data.

When transmission is started, the data in TXB6 is transferred to transmit shift register 6 (TXS6). After that, the data is sequentially output from TXS6 to the TxD6 pin. When transmission is completed, the parity and stop bits set by ASIM6 are appended and a transmission completion interrupt request (INTST6) is generated. Transmission is stopped until the data to be transmitted next is written to TXB6.


Figure 14-15 shows the timing of the transmission completion interrupt request (INTST6). This interrupt occurs as soon as the last stop bit has been output.

Figure 14-15. Normal Transmission Completion Interrupt Request Timing

### 1. Stop bit length: 1



# 2. Stop bit length: 2



#### (d) Continuous transmission

The next transmit data can be written to transmit buffer register 6 (TXB6) as soon as transmit shift register 6 (TXS6) has started its shift operation. Consequently, even while the INTST6 interrupt is being serviced after transmission of one data frame, data can be continuously transmitted and an efficient communication rate can be realized. In addition, the TXB6 register can be efficiently written twice (2 bytes) without having to wait for the transmission time of one data frame, by reading bit 0 (TXSF6) of asynchronous serial interface transmission status register 6 (ASIF6) when the transmission completion interrupt has occurred.

To transmit data continuously, be sure to reference the ASIF6 register to check the transmission status and whether the TXB6 register can be written, and then write the data.

- Cautions 1. The TXBF6 and TXSF6 flags of the ASIF6 register change from "10" to "11", and to "01" during continuous transmission. To check the status, therefore, do not use a combination of the TXBF6 and TXSF6 flags for judgment. Read only the TXBF6 flag when executing continuous transmission.
  - 2. When the device is incorporated in a LIN, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).

TXBF6	Writing to TXB6 Register
0	Writing enabled
1	Writing disabled

Caution To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.

The communication status can be checked using the TXSF6 flag.

TXSF6	Transmission Status			
0	Transmission is completed.			
1	Transmission is in progress.			

- Cautions 1. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.
  - 2. During continuous transmission, an overrun error may occur, which means that the next transmission was completed before execution of INTST6 interrupt servicing after transmission of one data frame. An overrun error can be detected by developing a program that can count the number of transmit data and by referencing the TXSF6 flag.

Figure 14-16 shows an example of the continuous transmission processing flow.

Set registers. Write TXB6. Transfer Yes executed necessary number of times? No No Read ASIF6 TXBF6 = 0? Yes Write TXB6. Transmission No completion interrupt occurs? Yes Transfer Yes executed necessary number of times' No Read ASIF6 No TXSF6 = 0? Yes Completion of transmission processing

Figure 14-16. Example of Continuous Transmission Processing Flow

Remark TXB6: Transmit buffer register 6

ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6 (transmit buffer data flag)

TXSF6: Bit 0 of ASIF6 (transmit shift register data flag)

Figure 14-17 shows the timing of starting continuous transmission, and Figure 14-18 shows the timing of ending continuous transmission.




Figure 14-17. Timing of Starting Continuous Transmission

**Note** When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.

**Remark** TxD6: TxD6 pin (output)

INTST6: Interrupt request signalTXB6: Transmit buffer register 6TXS6: Transmit shift register 6

ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6
TXSF6: Bit 0 of ASIF6

TxD6 Stop Start, Data (n - 1) Parity Start Data (n) Parity Stop Stop INTST6 TXB6 Data (n) TXS6 Data (n - 1) Data (n) TXBF6 TXSF6 POWER6 or TXE6

Figure 14-18. Timing of Ending Continuous Transmission

Remark TxD6: TxD6 pin (output)

INTST6: Interrupt request signal
TXB6: Transmit buffer register 6
TXS6: Transmit shift register 6

ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6
TXSF6: Bit 0 of ASIF6

POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6) TXE6: Bit 6 of asynchronous serial interface operation mode register 6 (ASIM6)

### (e) Normal reception

Reception is enabled and the RxD6 pin input is sampled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1.

The 8-bit counter of the baud rate generator starts counting when the falling edge of the RxD6 pin input is detected. When the set value of baud rate generator control register 6 (BRGC6) has been counted, the RxD6 pin input is sampled again (▽ in Figure 14-19). If the RxD6 pin is low level at this time, it is recognized as a start bit.

When the start bit is detected, reception is started, and serial data is sequentially stored in the receive shift register (RXS6) at the set baud rate. When the stop bit has been received, the reception completion interrupt (INTSR6) is generated and the data of RXS6 is written to receive buffer register 6 (RXB6). If an overrun error (OVE6) occurs, however, the receive data is not written to RXB6.

Even if a parity error (PE6) occurs while reception is in progress, reception continues to the reception position of the stop bit, and an error interrupt (INTSR6/INTSRE6) is generated on completion of reception.




Figure 14-19. Reception Completion Interrupt Request Timing

- Cautions 1. Be sure to read receive buffer register 6 (RXB6) even if a reception error occurs.

  Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.
  - 2. Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.
  - 3. Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.

## (f) Reception error

Three types of errors may occur during reception: a parity error, framing error, or overrun error. If the error flag of asynchronous serial interface reception error status register 6 (ASIS6) is set as a result of data reception, a reception error interrupt request (INTSR6/INTSRE6) is generated.

Which error has occurred during reception can be identified by reading the contents of ASIS6 in the reception error interrupt servicing (INTSR6/INTSRE6) (see **Figure 14-6**).

The contents of ASIS6 are reset to 0 when ASIS6 is read.

Table 14-3. Cause of Reception Error

Reception Error	Cause
Parity error	The parity specified for transmission does not match the parity of the receive data.
Framing error	Stop bit is not detected.
Overrun error	Reception of the next data is completed before data is read from receive buffer register 6 (RXB6).

The error interrupt can be separated into reception completion interrupt (INTSR6) and error interrupt (INTSRE6) by clearing bit 0 (ISRM6) of asynchronous serial interface operation mode register 6 (ASIM6) to 0.

1. If ISRM6 is cleared to 0 (reception completion interrupt (INTSR6) and error interrupt (INTSRE6) are

Figure 14-20. Reception Error Interrupt

(a) No error during reception

INTSR6

INTSR6

INTSRE6

INTSRE6

2. If ISRM6 is set to 1 (error interrupt is included in INTSR6)

(a) No error during reception

(b) Error during reception

INTSR6

**INTSRE6** 

INTSR6

**INTSRE6** 


### (g) Noise filter of receive data

The RxD6 signal is sampled with the base clock output by the prescaler block.

If two sampled values are the same, the output of the match detector changes, and the data is sampled as input data.

Because the circuit is configured as shown in Figure 14-21, the internal processing of the reception operation is delayed by two clocks from the external signal status.

Figure 14-21. Noise Filter Circuit



### (h) SBF transmission

When the device is incorporated in LIN, the SBF (Synchronous Break Field) transmission control function is used for transmission. For the transmission operation of LIN, see **Figure 14-1 LIN Transmission Operation**.

SBF transmission is used to transmit an SBF length that is a low-level width of 13 bits or more by adjusting the baud rate value of the ordinary UART transmission function.

### [Setting method]

Transmit 00H by setting the number of character bits of the data to 8 bits and the parity bit to 0 parity or even parity. This enables a low-level transmission of a data frame consisting of 10 bits (1 bit (start bit) + 8 bits (character bits) + 1 bit (parity bit)).

Adjust the baud rate value to adjust this 10-bit low level to the targeted SBF length.

**Example** If LIN is to be transmitted under the following conditions

- Base clock of UART6 = 5 MHz (set by clock selection register 6 (CKSR6))
- Target baud rate value = 19200 bps

To realize the above baud rate value, the length of a 13-bit SBF is as follows if the baud rate generator control register 6 (BRGC6) is set to 130.

• 13-bit SBF length = 0.2  $\mu$ s × 130 × 2 × 13 = 676  $\mu$ s

To realize a 13-bit SBF length in 10 bits, set a value 1.3 times the targeted baud rate to BRGC6. In this example, set 169 to BRGC6. The transmission length of a 10-bit low level in this case is as follows, and matches the 13-bit SBF length.

• 10-bit low-level transmission length = 0.2  $\mu$ s × 169 × 2 × 10 = 676  $\mu$ s

If the number of bits set by BRGC6 runs short, adjust the number of bits by setting the base clock of UART6.

Figure 14-22. Example of Setting Procedure of SBF Transmission (Flowchart)





Figure 14-23. SBF Transmission



Remark TxD6: TxD6 pin (output)

INTST6: Transmission completion interrupt request

### (i) SBF reception


When the device is incorporated in LIN, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see **Figure 14-2 LIN Reception Operation**.

Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status.


When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

Figure 14-24. SBF Reception

#### 1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)



### 2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)



Remark RxD6: RxD6 pin (input)

SBRT6: Bit 6 of asynchronous serial interface control register 6 (ASICL6)

SBRF6: Bit 7 of ASICL6

INTSR6: Reception completion interrupt request

### 14.4.3 Dedicated baud rate generator

The dedicated baud rate generator consists of a source clock selector and an 8-bit programmable counter, and generates a serial clock for transmission/reception of UART6.

Separate 8-bit counters are provided for transmission and reception.

## (1) Configuration of baud rate generator

#### Base clock

The clock selected by bits 3 to 0 (TPS63 to TPS60) of clock selection register 6 (CKSR6) is supplied to each module when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is 1. This clock is called the base clock and its frequency is called fxclk6. The base clock is fixed to low level when POWER6 = 0.

### · Transmission counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when POWER6 = 1 and TXE6 = 1.

The counter is cleared to 0 when the first data transmitted is written to transmit buffer register 6 (TXB6).

If data are continuously transmitted, the counter is cleared to 0 again when one frame of data has been completely transmitted. If there is no data to be transmitted next, the counter is not cleared to 0 and continues counting until POWER6 or TXE6 is cleared to 0.

## · Reception counter

This counter stops operation, cleared to 0, when bit 7 (POWER6) or bit 5 (RXE6) of asynchronous serial interface operation mode register 6 (ASIM6) is 0.

It starts counting when the start bit has been detected.

The counter stops operation after one frame has been received, until the next start bit is detected.

POWER6 fx Baud rate generator fx/2  $fx/2^2$ POWER6, TXE6 (or RXE6) fx/2<sup>3</sup>  $fx/2^4$ fx/2<sup>5</sup> Selector 8-bit counter fx/26 fxclk6 fx/2<sup>7</sup>  $fx/2^{8}$ fx/29 fx/210 Baud rate Match detector 1/2 8-bit timer/ event counter 50 output BRGC6: MDL67 to MDL60 CKSR6: TPS63 to TPS60

Figure 14-25. Configuration of Baud Rate Generator

Remark POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)

TXE6: Bit 6 of ASIM6
RXE6: Bit 5 of ASIM6

CKSR6: Clock selection register 6

BRGC6: Baud rate generator control register 6

### (2) Generation of serial clock

A serial clock can be generated by using clock selection register 6 (CKSR6) and baud rate generator control register 6 (BRGC6).

Select the clock to be input to the 8-bit counter by using bits 3 to 0 (TPS63 to TPS60) of CKSR6.

Bits 7 to 0 (MDL67 to MDL60) of BRGC6 can be used to select the division value of the 8-bit counter.

### (a) Baud rate

The baud rate can be calculated by the following expression.

• Baud rate = 
$$\frac{f_{XCLK6}}{2 \times k}$$
 [bps]

 $\ensuremath{\mathsf{fxcLk6}}$  : Frequency of base clock selected by TPS63 to TPS60 bits of CKSR6 register

k: Value set by MDL67 to MDL60 bits of BRGC6 register (k = 8, 9, 10, ..., 255)

### (b) Error of baud rate

The baud rate error can be calculated by the following expression.

• Error (%) = 
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1\right) \times 100 \, [\%]$$

- Cautions 1. Keep the baud rate error during transmission to within the permissible error range at the reception destination.
  - 2. Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.

**Example:** Frequency of base clock = 10 MHz = 10,000,000 Hz

Set value of MDL67 to MDL60 bits of BRGC6 register = 00100001B (k = 33)

Target baud rate = 153600 bps

Baud rate = 
$$10 \text{ M/}(2 \times 33)$$
  
=  $10000000/(2 \times 33) = 151,515 \text{ [bps]}$ 

Error = 
$$(151515/153600 - 1) \times 100$$
  
=  $-1.357$  [%]

# (3) Example of setting baud rate

Table 14-4. Set Data of Baud Rate Generator

Baud Rate		fx =	10.0 MHz			fx =	8.38 MHz			fx =	4.19 MHz	
[bps]	TPS63 to TPS60	k	Calculated Value	ERR[%]	TPS63 to TPS60	k	Calculated Value	ERR[%]	TPS63 to TPS60	k	Calculated Value	ERR[%]
600	6H	130	601	0.16	6H	109	601	0.11	5H	109	601	0.11
1200	5H	130	1202	0.16	5H	109	1201	0.11	4H	109	1201	0.11
2400	4H	130	2404	0.16	4H	109	2403	0.11	ЗН	109	2403	0.11
4800	ЗН	130	4808	0.16	ЗН	109	4805	0.11	2H	109	4805	0.11
9600	2H	130	9615	0.16	2H	109	9610	0.11	1H	109	9610	0.11
10400	2H	120	10417	0.16	2H	101	10371	0.28	1H	101	10475	-0.28
19200	1H	130	19231	0.16	1H	109	19220	0.11	0H	109	19220	0.11
31250	1H	80	31250	0.00	0H	134	31268	0.06	0H	67	31268	0.06
38400	0H	130	38462	0.16	0H	109	38440	0.11	0H	55	38090	-0.80
76800	0H	65	76923	0.16	0H	55	76182	-0.80	0H	27	77593	1.03
115200	0H	43	116279	0.94	0H	36	116389	1.03	0H	18	116389	1.03
153600	0H	33	151515	-1.36	0H	27	155185	1.03	0H	14	149643	-2.58
230400	0H	22	227272	-1.36	0H	18	232778	1.03	oН	9	232778	1.03

Remark TPS63 to TPS60: Bits 3 to 0 of clock selection register 6 (CKSR6) (setting of base clock (fxclk6))

k: Value set by MDL67 to MDL60 bits of baud rate generator control register 6

(BRGC6) (k = 8, 9, 10, ..., 255)

fx: X1 input clock oscillation frequency

ERR: Baud rate error

## (4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.




Figure 14-26. Permissible Baud Rate Range During Reception

As shown in Figure 14-26, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$ 

Brate: Baud rate of UART6 k: Set value of BRGC6 FL: 1-bit data length

Margin of latch timing: 2 clocks

Minimum permissible data frame length: FLmin = 
$$11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}$$
 FL

Therefore, the maximum receivable baud rate at the transmission destination is as follows.

BRmax = 
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum permissible data frame length can be calculated as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k - 2}{20k} FL \times 11$$

Therefore, the minimum receivable baud rate at the transmission destination is as follows.

BRmin = 
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

The permissible baud rate error between UART6 and the transmission destination can be calculated from the above minimum and maximum baud rate expressions, as follows.

Table 14-5. Maximum/Minimum Permissible Baud Rate Error

Division Ratio (k)	Maximum Permissible Baud Rate Error	Minimum Permissible Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


**Remarks 1.** The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k). The higher the input clock frequency and the higher the division ratio (k), the higher the permissible error.

2. k: Set value of BRGC6

# (5) Data frame length during continuous transmission

When data is continuously transmitted, the data frame length from a stop bit to the next start bit is extended by two clocks of base clock from the normal value. However, the result of communication is not affected because the timing is initialized on the reception side when the start bit is detected.

Figure 14-27. Data Frame Length During Continuous Transmission



Where the 1-bit data length is FL, the stop bit length is FLstp, and base clock frequency is fxclk6, the following expression is satisfied.

Therefore, the data frame length during continuous transmission is:

Data frame length = 11 × FL + 2/fxclk6

## **CHAPTER 15 SERIAL INTERFACE CSI10**

### 15.1 Functions of Serial Interface CSI10

Serial interface CSI10 has the following two modes.

- · Operation stop mode
- 3-wire serial I/O mode

## (1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 15.4.1 Operation stop mode.

# (2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCK10) and two serial data lines (SI10 and SO10).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated with the MSB or LSB first can be specified, so this interface can be connected to any device.

The 3-wire serial I/O mode can be used connecting peripheral ICs and display controllers with a clocked serial interface.

For details, see 15.4.2 3-wire serial I/O mode

# 15.2 Configuration of Serial Interface CSI10

Serial interface CSI10 includes the following hardware.

Table 15-1. Configuration of Serial Interface CSI10

Item	Configuration			
Registers	Transmit buffer register 10 (SOTB10) Serial I/O shift register 10 (SIO10)			
Control registers	Serial operation mode register 10 (CSIM10) Serial clock selection register 10 (CSIC10) Port mode register 1 (PM1) Port register 1 (P1)			

Internal bus 8 Serial I/O shift Transmit buffer Output register 10 (SIO10) register 10 (SOTB10) ⊚SO10/P12 selector Output latch PM12 (P12) Transmit data Output latch I controller Transmit controller  $fx/2^2$  $fx/2^3$ Selector Clock start/stop controller & ► INTCSI10 clock phase controller  $fx/2^6$ fx/2<sup>7</sup> SCK10/P10/TxD0©

Figure 15-1. Block Diagram of Serial Interface CSI10

# (1) Transmit buffer register 10 (SOTB10)

This register sets the transmit data.

Transmission/reception is started by writing data to SOTB10 when bit 7 (CSIE10) and bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) are 1.

The data written to SOTB10 is converted from parallel data into serial data by serial I/O shift register 10, and output to the serial output pin (SO10).

SOTB10 can be written or read by an 8-bit memory manipulation instruction.

RESET input makes this register undefined.

# Caution Do not access SOTB10 when CSOT10 = 1 (during serial communication).

# (2) Serial I/O shift register 10 (SIO10)

This is an 8-bit register that converts data from parallel data into serial data and vice versa.

This register can be read by an 8-bit memory manipulation instruction.

Reception is started by reading data from SIO10 if bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 0.

During reception, the data is read from the serial input pin (SI10) to SIO10.

RESET input clears this register to 00H.

Caution Do not access SIO10 when CSOT10 = 1 (during serial communication).

# 15.3 Registers Controlling Serial Interface CSI10

Serial interface CSI10 is controlled by the following four registers.

- Serial operation mode register 10 (CSIM10)
- Serial clock selection register 10 (CSIC10)
- Port mode register 1 (PM1)
- Port register 1 (P1)

# (1) Serial operation mode register 10 (CSIM10)

CSIM10 is used to select the operation mode and enable or disable operation.

CSIM10 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 15-2. Format of Serial Operation Mode Register 10 (CSIM10)

Address: FF80H After reset: 00H R/WNote1 Symbol <7> 6 5 3 2 1 0 CSIM10 CSIE10 TRMD10 0 DIR<sub>10</sub> 0 0 CSOT10

CSIE10	Operation control in 3-wire serial I/O mode					
Disables operation <sup>Note 2</sup> and asynchronously resets the internal circuit <sup>Note 3</sup> .						
1	Enables operation					

	TRMD10 <sup>Note 4</sup>	Transmit/receive mode control				
0 <sup>Note 5</sup> Receive mode (transmission disabled).						
1 Transmit/receive mode						

DIR10 <sup>Note 6</sup>	First bit specification
0	MSB
1	LSB

CSOT10	Communication status flag
0	Communication is stopped.
1	Communication is in progress.

# Notes 1. Bit 0 is a read-only bit.

- 2. When using P10/SCK10/TxD0, P11/SI10/RxD0, or P12/SO10 as a general-purpose port, see CHAPTER 4 PORT FUNCTIONS, Caution 3 of Figure 15-3, and Table 15-2.
- 3. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
- **4.** Do not rewrite TRMD10 when CSOT10 = 1 (during serial communication).
- **5.** The SO10 output is fixed to the low level when TRMD10 is 0. Reception is started when data is read from SIO10.
- **6.** Do not rewrite DIR10 when CSOT10 = 1 (during serial communication).

# Caution Be sure to clear bit 5 to 0.

# (2) Serial clock selection register 10 (CSIC10)

CSIC10 specifies the timing of the data transmission/reception and sets the serial clock.

CSIC10 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 15-3. Format of Serial Clock Selection Register 10 (CSIC10)

Address: FF81H After reset: 00H R/W 2 0 Symbol 7 6 5 4 3 1 0 0 CKP10 DAP10 CKS102 CKS101 CSIC10 0 CKS100

CKP10	DAP10	Specification of data transmission/reception timing	Туре
0	0	SCK10	1
0	1	SCK10	2
1	0	SCK10	3
1	1	SCK10	4

CKS102	CKS101	CKS100	CSI10 serial clock selection <sup>Note</sup>	Mode
0	0	0	fx/2 (5 MHz)	Master mode
0	0	1	fx/2 <sup>2</sup> (2.5 MHz)	Master mode
0	1	0	fx/2 <sup>3</sup> (1.25 MHz)	Master mode
0	1	1	fx/2 <sup>4</sup> (625 kHz)	Master mode
1	0	0	fx/2 <sup>5</sup> (312.5 kHz)	Master mode
1	0	1	fx/2 <sup>6</sup> (156.25 kHz)	Master mode
1	1	0	fx/2 <sup>7</sup> (78.13 kHz)	Master mode
1	1	1	External clock input to SCK10	Slave mode

★ Note Set the serial clock to satisfy the following conditions.

•  $V_{DD} = 4.0$  to 5.5 V: Serial clock  $\leq 5$  MHz

•  $V_{DD} = 3.3$  to 4.0 V: Serial clock  $\leq 4.19$  MHz

•  $V_{DD} = 2.7$  to 3.3 V: Serial clock  $\leq 2.5$  MHz

•  $V_{DD}$  = 2.5 to 2.7 V: Serial clock  $\leq$  1.25 MHz

- Cautions 1. When the internal oscillation clock is selected as the clock supplied to the CPU, the clock of the internal oscillator is divided and supplied as the serial clock. At this time, the operation of serial interface CSI10 is not guaranteed.
  - 2. Do not write to CSIC10 while CSIE10 = 1 (operation enabled).
  - 3. Clear CKP10 to 0 to use P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose port pins.
  - 4. The phase type of the data clock is type 1 after reset.
- **Remarks 1.** Figures in parentheses are for operation with fx = 10 MHz.
  - 2. fx: X1 input clock oscillation frequency

# (3) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using P10/SCK10/TxD0 as the clock output pins of the serial interface, clear PM10 to 0 and set the output latch of P10 to 1.

When using P12/SO10 as the data output pins of the serial interface, clear PM12 and the output latch of P12 to 0. When using P10/SCK10/TxD0 as the clock input pins of the serial interface, and P11/SI10/RxD0 as the data input pins of the serial interface, set PM10 and PM11 to 1. At this time, the output latches of P10 and P11 may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to FFH.

Figure 15-4. Format of Port Mode Register 1 (PM1)

Address	: FF21	H Aft	ter rese	t: FFH	R/W			
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

# 15.4 Operation of Serial Interface CSI10

Serial interface CSI10 can be used in the following two modes.

- · Operation stop mode
- 3-wire serial I/O mode

## 15.4.1 Operation stop mode

Serial communication is not executed in this mode. Therefore, the power consumption can be reduced. In addition, the P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 pins can be used as ordinary I/O port pins in this mode.

# (1) Register used

The operation stop mode is set by serial operation mode register 10 (CSIM10).

To set the operation stop mode, clear bit 7 (CSIE10) of CSIM10 to 0.

## (a) Serial operation mode register 10 (CSIM10)

CSIM10 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CSIM10 to 00H.

Address: FF80H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CSIM10	CSIE10	TRMD10	0	DIR10	0	0	0	CSOT10

CSIE10	Operation control in 3-wire serial I/O mode
0	Disables operation <sup>Note 1</sup> and asynchronously resets the internal circuit <sup>Note 2</sup> .

- Notes 1. To use the SI10/RxD0/P11, SO10/P12, and SCK10/TxD0/P10 pins as general-purpose port pins, see CHAPTER 4 PORT FUNCTIONS, Caution 3 of Figure 15-3, and Table 15-2.
  - 2. Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.

### 15.4.2 3-wire serial I/O mode

The 3-wire serial I/O mode can be used for connecting peripheral ICs and display controllers that have a clocked serial interface.

In this mode, communication is executed by using three lines: the serial clock (SCK10), serial output (SO10), and serial input (SI10) lines.

### (1) Registers used

- Serial operation mode register 10 (CSIM10)
- Serial clock selection register 10 (CSIC10)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set the CSIC10 register (see **Figure 15-3**).
- <2> Set bits 0, 4, and 6 (CSOT10, DIR10, and TRMD10) of the CSIM10 register (see Figure 15-2).
- <3> Set bit 7 (CSIE10) of the CSIM10 register to 1. → Transmission/reception is enabled.
- <4> Write data to transmit buffer register 10 (SOTB10). → Data transmission/reception is started. Read data from serial I/O shift register 10 (SIO10). → Data reception is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

Table 15-2. Relationship Between Register Settings and Pins

CSIE10	TRMD10	PM11	P11	PM12	P12	PM10	P10	CSI10		Pin Function	
								Operation	SI10/RxD0/ P11	SO10/P12	SCK10/ TxD0/P10
0	×	× <sup>Note 1</sup>	Stop	RxD0/P11	P12	TxD0/ P10 <sup>Note 2</sup>					
1	0	1	×	× <sup>Note 1</sup>	× <sup>Note 1</sup>	1	×	Slave reception <sup>Note 3</sup>	SI10	P12	SCK10 (input) <sup>Note 3</sup>
1	1	× <sup>Note 1</sup>	× <sup>Note 1</sup>	0	0	1	×	Slave transmission <sup>Note 3</sup>	RxD0/P11	SO10	SCK10 (input) <sup>Note 3</sup>
1	1	1	×	0	0	1	×	Slave transmission/ reception <sup>Note 3</sup>	SI10	SO10	SCK10 (input) <sup>Note 3</sup>
1	0	1	×	× <sup>Note 1</sup>	× <sup>Note 1</sup>	0	1	Master reception	SI10	P12	SCK10 (output)
1	1	× <sup>Note 1</sup>	× <sup>Note 1</sup>	0	0	0	1	Master transmission	RxD0/P11	SO10	SCK10 (output)
1	1	1	×	0	0	0	1	Master transmission/ reception	SI10	SO10	SCK10 (output)

Notes 1. Can be set as port function.

2. To use P10/SCK10/TxD0 as port pins, clear CKP10 to 0.

3. To use the slave mode, set CKS102, CKS101, and CKS100 to 1, 1, 1.

Remark x: don't care

CSIE10: Bit 7 of serial operation mode register 10 (CSIM10)

TRMD10: Bit 6 of CSIM10

CKP10: Bit 4 of serial clock selection register 10 (CSIC10)

CKS102, CKS101, CKS100: Bits 2 to 0 of CSIC10

PM1x: Port mode register

P1x: Port output latch

### (2) Communication operation

In the 3-wire serial I/O mode, data is transmitted or received in 8-bit units. Each bit of the data is transmitted or received in synchronization with the serial clock.

Data can be transmitted or received if bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 1. Transmission/reception is started when a value is written to transmit buffer register 10 (SOTB10). In addition, data can be received when bit 6 (TRMD10) of serial operation mode register 10 (CSIM10) is 0.

Reception is started when data is read from serial I/O shift register 10 (SIO10).

After communication has been started, bit 0 (CSOT10) of CSIM10 is set to 1. When communication of 8-bit data has been completed, a communication completion interrupt request flag (CSIIF10) is set, and CSOT10 is cleared to 0. Then the next communication is enabled.

Caution Do not access the control register and data register when CSOT10 = 1 (during serial communication).

rigure 13-3. Tilling ill 3-wire Serial I/O Mode (1/2)




Figure 15-5. Timing in 3-Wire Serial I/O Mode (2/2)

# (2) Transmission/reception timing (Type 2; TRMD10 = 1, DIR10 = 0, CKP10 = 0, DAP10 = 1)






Figure 15-6. Timing of Clock/Data Phase


# (a) Type 1; CKP10 = 0, DAP10 = 0




# (b) Type 2; CKP10 = 0, DAP10 = 1



# (c) Type 3; CKP10 = 1, DAP10 = 0




# (d) Type 4; CKP10 = 1, DAP10 = 1



## (3) Timing of output to SO10 pin (first bit)

When communication is started, the value of transmit buffer register 10 (SOTB10) is output from the SO10 pin. The output operation of the first bit at this time is described below.


Figure 15-7. Output Operation of First Bit



(1) When CKP10 = 0, DAP10 = 0 (or CKP10 = 1, DAP10 = 0)

The first bit is directly latched by the SOTB10 register to the output latch at the falling (or rising) edge of  $\overline{SCK10}$ , and output from the SO10 pin via an output selector. Then, the value of the SOTB10 register is transferred to the SIO10 register at the next rising (or falling) edge of  $\overline{SCK10}$ , and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO10 register via the SI10 pin.

The second and subsequent bits are latched by the SIO10 register to the output latch at the next falling (or rising) edge of SCK10, and the data is output from the SO10 pin.



# (2) When CKP10 = 0, DAP10 = 1 (or CKP10 = 1, DAP10 = 1)


The first bit is directly latched by the SOTB10 register at the falling edge of the write signal of the SOTB10 register or the read signal of the SIO10 register, and output from the SO10 pin via an output selector. Then, the value of the SOTB10 register is transferred to the SIO10 register at the next falling (or rising) edge of  $\overline{SCK10}$ , and shifted one bit. At the same time, the first bit of the receive data is stored in the SIO10 register via the SI10 pin. The second and subsequent bits are latched by the SIO10 register to the output latch at the next rising (or falling) edge of  $\overline{SCK10}$ , and the data is output from the SO10 pin.

# (4) Output value of SO10 pin (last bit)


After communication has been completed, the SO10 pin holds the output value of the last bit.

Figure 15-8. Output Value of SO10 Pin (Last Bit)

# (1) Type 1; when CKP10 = 0 and DAP10 = 0 (or CKP10 = 1, DAP10 = 0)



# (2) Type 2; when CKP10 = 0 and DAP10 = 1 (or CKP10 = 1, DAP10 = 1)



# (5) SO10 output

The status of the SO10 output is as follows if bit 7 (CSIE10) of serial operation mode register 10 (CSIM10) is cleared to 0.

Table 15-3. SO10 Output Status

TRMD10	DAP10	DIR10	SO10 Output
TRMD10 = 0 <sup>Note</sup>	_		Outputs low level <sup>Note</sup> .
TRMD10 = 1	DAP10 = 0	-	Value of SO10 latch (low-level output)
	DAP10 = 1	DIR10 = 0	Value of bit 7 of SOTB10
		DIR10 = 1	Value of bit 0 of SOTB10

Note Status after reset

Caution If a value is written to TRMD10, DAP10, and DIR10, the output value of SO10 changes.

### **CHAPTER 16 INTERRUPT FUNCTIONS**

# 16.1 Interrupt Function Types

The following two types of interrupt functions are used.

#### (1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specification flag registers (PR0L, PR0H, PR1L).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupts with the same priority are generated simultaneously, each interrupt is serviced according to its predetermined priority (see **Table 16-1**).

A standby release signal is generated and STOP and HALT modes are released.

Eight external interrupt requests and 15 internal interrupt requests are provided as maskable interrupts.

#### (2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

### 16.2 Interrupt Sources and Configuration

A total of 24 interrupt sources exist for maskable and software interrupts (see Table 16-1).

Table 16-1. Interrupt Source List (1/2)

Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Type	Priority <sup>Note 1</sup>	Name	Trigger	External	Table Address	Configuration Type <sup>Note 2</sup>
Maskable	0	INTLVI	Low-voltage detection <sup>Note 3</sup>	Internal	0004H	(A)
	1	INTP0	Pin input edge detection	External	0006H	(B)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTSRE6	UART6 reception error generation	Internal	0012H	(A)
	8	INTSR6	End of UART6 reception		0014H	
	9	INTST6	End of UART6 transmission		0016H	
	10	INTCSI10/ INTST0	End of CSI10 communication/end of UART0 transmission		0018H	
	11	INTTMH1	Match between TMH1 and CMP01 (when compare register is specified)		001AH	
	12	INTTMH0	Match between TMH0 and CMP00 (when compare register is specified)		001CH	
	13	INTTM50	Match between TM50 and CR50 (when compare register is specified)		001EH	
	14	INTTM000	Match between TM00 and CR000 (when compare register is specified), TI010 pin valid edge detection (when capture register is specified)	7	0020H	
	15	INTTM010	Match between TM00 and CR010 (when compare register is specified), TI000 pin valid edge detection (when capture register is specified)	-	0022H	
	16	INTAD	End of A/D conversion	1	0024H	
	17	INTSR0	End of UART0 reception or reception error generation		0026H	
	18	INTWTI	Watch timer reference time interval signal	1	0028H	
	19	INTTM51	Match between TM51 and CR51 (when compare register is specified)		002AH	
	20	INTKR	Key interrupt detection	External	002CH	(C)
	21	INTWT	Watch timer overflow	Internal	002EH	(A)
	22	INTP6	Pin input edge detection	External	0030H	(B)

**Notes 1.** The default priority is the priority applicable when two or more maskable interrupts are generated simultaneously. 0 is the highest priority, and 22 is the lowest.

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 16-1.
- 3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 0.

Table 16-1. Interrupt Source List (2/2)


Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Type	Priority <sup>Note 1</sup>	Name	Trigger	External	Table Address	Configuration Type <sup>Note 2</sup>
Software	ı	BRK	BRK instruction execution	=	003EH	(D)
Reset	-	RESET	Reset input	-	0000H	_
		POC	Power-on clear <sup>Note 3</sup>			
		LVI	Low-voltage detection <sup>Note 4</sup>			
		Clock monitor	X1 oscillation stop detection			
		WDT	WDT overflow			

**Notes 1.** The default priority is the priority applicable when two or more maskable interrupts are generated simultaneously. 0 is the highest priority, and 22 is the lowest.


- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 16-1.
- 3. When "POC used" is selected by a mask option.
- 4. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.

Figure 16-1. Basic Configuration of Interrupt Function (1/2)

# (A) Internal maskable interrupt




# (B) External maskable interrupt (INTP0 to INTP6)




IF: Interrupt request flagIE: Interrupt enable flagISP: In-service priority flagMK: Interrupt mask flagPR: Priority specification flag

Figure 16-1. Basic Configuration of Interrupt Function (2/2)

# (C) External maskable interrupt (INTKR)



# (D) Software interrupt



IF: Interrupt request flag
IE: Interrupt enable flag
ISP: In-service priority flag
MK: Interrupt mask flag
PR: Priority specification flag
KRM: Key return mode register

# 16.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L)
- Interrupt mask flag register (MK0L, MK0H, MK1L)
- Priority specification flag register (PR0L, PR0H, PR1L)
- External interrupt rising edge enable register (EGP)
- External interrupt falling edge enable register (EGN)
- Program status word (PSW)

Table 16-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 16-2. Flags Corresponding to Interrupt Request Sources

Interrupt Source	Interrupt Re	equest Flag	Interrupt I	Mask Flag	Priority Spec	cification Flag
		Register		Register		Register
INTLVI	LVIIF	IF0L	LVIMK	MK0L	LVIPR	PR0L
INTP0	PIF0		PMK0		PPR0	
INTP1	PIF1		PMK1		PPR1	
INTP2	PIF2		PMK2		PPR2	
INTP3	PIF3		РМК3		PPR3	
INTP4	PIF4		PMK4		PPR4	
INTP5	PIF5		PMK5		PPR5	
INTSRE6	SREIF6		SREMK6		SREPR6	
INTSR6	SRIF6	IF0H	SRMK6	МКОН	SRPR6	PR0H
INTST6	STIF6		STMK6		STPR6	
INTCSI10	DUALIF0 <sup>Note 1</sup>		DUALMK0 <sup>Note 2</sup>		DUALPR0 <sup>Note 2</sup>	
INTST0						
INTTMH1	TMIFH1		TMMKH1		TMPRH1	
INTTMH0	TMIFH0		ТММКН0		TMPRH0	
INTTM50	TMIF50		TMMK50		TMPR50	
INTTM000	TMIF000		TMMK000		TMPR000	
INTTM010	TMIF010		TMMK010		TMPR010	
INTAD	ADIF	IF1L	ADMK	MK1L	ADPR	PR1L
INTSR0	SRIF0		SRMK0		SRPR0	
INTWTI	WTIIF		WTIMK		WTIPR	
INTTM51	TMIF51		TMMK51		TMPR51	
INTKR	KRIF		KRMK		KRPR	
INTWT	WTIF		WTMK	]	WTPR	
INTP6	PIF6		PMK6		PPR6	

Notes 1. If either of the two types of interrupt sources is generated, these flags are set (1).

2. Both types of interrupt sources are supported.

# (1) Interrupt request flag registers (IF0L, IF0H, IF1L)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon RESET input.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, and IF1L are set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H are combined to form 16-bit register IF0, they are set by a 16-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 16-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L)

Address: FFI	E0H After res	et: 00H R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF
Address: FFI	E1H After re	eset: 00H F	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0	STIF6	SRIF6
Address: FFI	E2H After re	eset: 00H F	R/W					
Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	0	PIF6	WTIF	KRIF	TMIF51	WTIIF	SRIF0	ADIF
	XXIFX			Inte	rrupt request	flag		
	0	No interrupt	request signa	l is generated	·		·	
	1	Interrupt req	uest signal is	generated, int	errupt reques	st status	·	

# Cautions 1. Be sure to clear bit 7 of IF1L to 0.

- 2. When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.
- 3. Use the 1-bit memory manipulation instruction (CLR1) for manipulating the flag of the interrupt request flag register. A 1-bit manipulation instruction such as "IF0L.0 = 0;" and "\_asm("clr1 IF0L, 0");" should be used when describing in C language, because assembly instructions after compilation must be 1-bit memory manipulation instructions (CLR1).
  If an 8-bit memory manipulation instruction "IF0L & = 0xfe;" is described in C language, for example, it is converted to the following three assembly instructions after compilation:

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, at the timing between "mov a, IF0L" and "mov IF0L, a", if the request flag of another bit of the identical interrupt request flag register (IF0L) is set to 1, it is cleared to 0 by "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

333


### (2) Interrupt mask flag registers (MK0L, MK0H, MK1L)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, and MK1L are set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H are combined to form 16-bit register MK0, they are set by a 16-bit memory manipulation instruction.

RESET input sets these registers to FFH.

Figure 16-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L)




Caution Be sure to set bit 7 of MK1L to 1.

### (3) Priority specification flag registers (PR0L, PR0H, PR1L)

The priority specification flag registers are used to set the corresponding maskable interrupt priority order. PR0L, PR0H, and PR1L are set by a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H are combined to form 16-bit register PR0, they are set by a 16-bit memory manipulation instruction. RESET input sets these registers to FFH.

Figure 16-4. Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L)



Caution Be sure to set bit 7 of PR1L to 1.

# (4) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN)

These registers specify the valid edge for INTP0 to INTP6.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 16-5. Format of External Interrupt Rising Edge Enable Register (EGP) and External Interrupt Falling Edge Enable Register (EGN)

Address: FF48H After reset: 00H Symbol 5 4 3 2 7 6 0 EGP 0 EGP6 EGP5 EGP4 EGP3 EGP2 EGP1 EGP0 Address: FF49H After reset: 00H 7 Symbol 6 5 3 2 0 4 **EGN** 0 EGN6 EGN5 EGN4 EGN3 EGN2 EGN1 EGN0

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 6)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 16-3 shows the ports corresponding to EGPn and EGNn.

Table 16-3. Ports Corresponding to EGPn and EGNn

Detection En	able Register	Edge Detection Port	Interrupt Request Signal
EGP0	EGN0	P120	INTP0
EGP1	EGN1	P30	INTP1
EGP2	EGN2	P31	INTP2
EGP3	EGN3	P32	INTP3
EGP4	EGN4	P33	INTP4
EGP5	EGN5	P16	INTP5
EGP6	EGN6	P140	INTP6

Caution Select the port mode after clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.

**Remark** n = 0 to 6

### (5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP flag that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP flag. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

RESET input sets PSW to 02H.




Figure 16-6. Format of Program Status Word

# 16.4 Interrupt Servicing Operations

### 16.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request (when the ISP flag is reset to 0).

The times from generation of a maskable interrupt request until interrupt servicing is performed are listed in Table 16-4 below.

For the interrupt request acknowledgment timing, see Figures 16-8 and 16-9.

Table 16-4. Time from Generation of Maskable Interrupt Request Until Servicing

	Minimum Time	Maximum Time <sup>Note</sup>
When ××PR = 0	7 clocks	32 clocks
When ××PR = 1	8 clocks	33 clocks

Note If an interrupt request is generated just before a divide instruction, the wait time becomes longer.

Remark 1 clock: 1/fcpu (fcpu: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupt requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 16-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP flag. The vector table data determined for each interrupt request is loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.




Figure 16-7. Interrupt Request Acknowledgment Processing Algorithm

xxIF: Interrupt request flag
xxMK: Interrupt mask flag
xxPR: Priority specification flag

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)

ISP: Flag that indicates the priority level of the interrupt currently being serviced (0 = High-priority interrupt servicing, 1 = No interrupt request acknowledged, or low-priority interrupt servicing)

CPU processing Instruction Instruction Instruction PSW and PC saved, jump to interrupt servicing program

××IF
(××PR = 1) 8 clocks


Figure 16-8. Interrupt Request Acknowledgment Timing (Minimum Time)

Remark 1 clock: 1/fcpu (fcpu: CPU clock)

 $\times \mathsf{IF}$  (××PR = 0)

Figure 16-9. Interrupt Request Acknowledgment Timing (Maximum Time)

7 clocks



Remark 1 clock: 1/fcpu (fcpu: CPU clock)

#### 16.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (003EH, 003FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Do not use the RETI instruction for restoring from the software interrupt.

#### 16.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt. Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing.

Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 16-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 16-10 shows multiple interrupt servicing examples.

Table 16-5. Relationship Between Interrupt Request Enabled for Multiple Interrupt Servicing

During Interrupt Servicing

Multiple Interru	pt Request		Maskable Inte	errupt Reques	t	Software
		PR	= 0	PR	= 1	Interrupt
Interrupt Being Serviced		IE = 1	IE = 0	IE = 1	IE = 0	Request
Maskable interrupt	ISP = 0	0	×	×	×	0
	ISP = 1	0	×	0	×	0
Software interrupt		0	×	0	×	0

Remarks 1. O: Multiple interrupt servicing enabled

2. x: Multiple interrupt servicing disabled

3. ISP and IE are flags contained in the PSW.

ISP = 0: An interrupt with higher priority is being serviced.

ISP = 1: No interrupt request has been acknowledged, or an interrupt with a lower priority is being serviced.

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.


4. PR is a flag contained in PR0L, PR0H, and PR1L.

PR = 0: Higher priority level

PR = 1: Lower priority level


Figure 16-10. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the El instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.


PR = 0: Higher priority level

PR = 1: Lower priority level

IE = 0: Interrupt request acknowledgment disabled

Figure 16-10. Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled



Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 0: Higher priority level

IE = 0: Interrupt request acknowledgment disabled

### 16.4.4 Interrupt request hold


There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW. bit, CY
- MOV1 CY, PSW. bit
- AND1 CY, PSW. bit
- · OR1 CY, PSW. bit
- · XOR1 CY, PSW. bit
- · SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW. bit, \$addr16
- BF PSW. bit, \$addr16
- BTCLR PSW. bit, \$addr16
- EI
- DI
- Manipulation instructions for the IF0L, IF0H, IF1L, MK0L, MK0H, MK1L, PR0L, PR0H, and PR1L registers

Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared to 0. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 16-11 shows the timing at which interrupt requests are held pending.

Figure 16-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

# **CHAPTER 17 KEY INTERRUPT FUNCTION**

# 17.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Table 17-1. Assignment of Key Interrupt Detection Pins

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.


# 17.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Table 17-2. Configuration of Key Interrupt

Item	Configuration
Control register	Key return mode register (KRM)

Figure 17-1. Block Diagram of Key Interrupt



345

# 17.3 Register Controlling Key Interrupt


# (1) Key return mode register (KRM)

This register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals, respectively.

This register is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 17-2. Format of Key Return Mode Register (KRM)



1 Detects key interrupt signal		Boos not detect key interrupt signal
	1	Detects key interrupt signal

- Cautions 1. If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.
  - If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. After that, clear the interrupt request flag and then enable interrupts.
  - 3. The bits not used in the key interrupt mode can be used as normal ports.

#### **CHAPTER 18 STANDBY FUNCTION**

# 18.1 Standby Function and Configuration

# 18.1.1 Standby function

Table 18-1. Relationship Between Operation Clocks in Each Operation Status

Status	X1 Os	cillator	Internal Oscillator			Subsystem Clock	CPU Clock After	Prescaler Clock Supplied to Peripherals	
Operation Mode	MSTOP = 0 MCC = 0	MSTOP = 1 MCC = 1	Note 1	Note 2  RSTOP = 0 RSTOP = 1		Oscillator	Release	MCM0 = 0	MCM0 = 1
Reset	Stopped		Stopped			Oscillating	Internal oscillation	Stopped	
STOP			Oscillating	Oscillating	Stopped		Note 3	Stopped	
HALT	Oscillating	Stopped					Note 4	Internal oscillation	X1

**Notes 1.** When "Cannot be stopped" is selected for the internal oscillator by a mask option.

- 2. When "Can be stopped by software" is selected for the internal oscillator by a mask option.
- 3. Operates using the CPU clock at STOP instruction execution.
- 4. Operates using the CPU clock at HALT instruction execution.

Caution The RSTOP setting is valid only when "Can be stopped by software" is set for the internal oscillator by a mask option.

Remark MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)
RSTOP: Bit 0 of the internal oscillation mode register (RCM)

MCM0: Bit 0 of the main clock mode register (MCM)

The standby function is designed to reduce the operating current of the system. The following two modes are available.

## (1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the X1 oscillator, internal oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations.

### (2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the X1 oscillator stops, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. STOP mode can be used only when CPU is operating on the X1 input clock or internal oscillation clock. HALT mode can be used when CPU is operating on the X1 input clock, internal oscillation clock, or subsystem clock. However, when the STOP instruction is executed during internal oscillation clock operation, the X1 oscillator stops, but the internal oscillator does not stop.
  - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction.
  - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.
  - 4. If the internal oscillator is operating before the STOP mode is set, oscillation of the internal oscillation clock cannot be stopped in the STOP mode. However, when the internal oscillation clock is used as the CPU clock, the CPU operation is stopped for 17/fR (s) after STOP mode is released.

#### 18.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATOR.

#### (1) Oscillation stabilization time counter status register (OSTC)

This is the status register of the X1 input clock oscillation stabilization time counter. If the internal oscillation clock is used as the CPU clock, the X1 input clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by  $\overline{\text{RESET}}$  input, POC, LVI, clock monitor, and WDT), STOP instruction, MSTOP (bit 7 of MOC register) = 1, and MCC (bit 7 of PCC register) = 1 clear OSTC to 00H.

Figure 18-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FF	A3H After	reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
OSTC	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16
	MOST11	MOST13	MOST14	MOST15	MOST16	Oscillatio	n stabilization ti	me status
							When fxp = 10 MHz	When fxp = 12 MHz <sup>Note</sup>
	1	0	0	0	0	2 <sup>11</sup> /f <sub>XP</sub> min.	204.8 <i>μ</i> s min.	170.7 $\mu$ s min.
	1	1	0	0	0	2 <sup>13</sup> /f <sub>XP</sub> min.	819.2 <i>μ</i> s min.	682.7 $\mu$ s min.
	1	1	1	0	0	2 <sup>14</sup> /f <sub>XP</sub> min.	1.64 ms min.	1.37 ms min.
	1	1	1	1	0	2 <sup>15</sup> /f <sub>XP</sub> min.	3.27 ms min.	2.73 ms min.
	1	1	1	1	1	2 <sup>16</sup> /f <sub>XP</sub> min.	6.55 ms min.	5.46 ms min.


Note Expanded-specification products of standard products and (A) grade products only

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.

- 2. If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

 The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



Remark fxp: X1 input clock oscillation frequency

.

#### (2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 oscillation stabilization wait time when STOP mode is released. The wait time set by OSTS is valid only after STOP mode is released when the X1 input clock is selected as the CPU clock. After STOP mode is released when the internal oscillation clock is selected as the CPU clock, check the oscillation stabilization time using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 05H.

Figure 18-2. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FF	A4H After	reset: 05H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0


OSTS2 OSTS1 OSTS0 Oscillation stabilization time selection When fxp = 12 MHz<sup>Note</sup> When  $f_{XP} = 10 \text{ MHz}$  $2^{11}/f_{XP}$ 204.8 μs  $170.7 \mu s$ 1 2<sup>13</sup>/f<sub>XP</sub> 0 1 0  $819.2 \mu s$  $682.7 \mu s$ 214/fxp 0 1 1 1.64 ms 1.37 ms 0 2<sup>15</sup>/fxp 3.27 ms 1 0 2.73 ms 2<sup>16</sup>/f<sub>XP</sub> 1 0 1 6.55 ms 5.46 ms Other than above Setting prohibited

Note Expanded-specification products of standard products and (A) grade products only

- Cautions 1. To set the STOP mode while the X1 input clock is used as the CPU clock, set OSTS before executing the STOP instruction.
  - 2. Before setting OSTS, confirm with OSTC that the desired oscillation stabilization time has elapsed.
  - If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
    - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

4. The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.



**Remark** fxp: X1 input clock oscillation frequency

# 18.2 Standby Function Operation

### 18.2.1 HALT mode

## (1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the X1 input clock, internal oscillation clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

Table 18-2. Operating Statuses in HALT Mode (1/2)

	HALT Mode Setting			s Executed Wh X1 Input Clock	nile CPU Is	When HALT Instruction Is Executed While CPU Is Operating on Internal Oscillation Clock				
		When Internal Oscillation Clock Continues  When Internal Oscillation Clock Stopped  Clock Stopped			When X1 Input Clock When X1 Ir Oscillation Continues Oscillation					
Item		When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used	When Subsystem Clock Used	When Subsystem Clock Not Used	
System cloc	ck	Clock supply to the CPU is stopped								
CPU		Operation sto	pped							
Port (output	latch)	Status before	HALT mode v	vas set is retair	ned					
16-bit timer/	event counter 00	Operable				Operation no	t guaranteed			
8-bit timer/e	event counter 50	Operable				Operation not guaranteed when count clock other than TI50 is selected				
8-bit timer/e	event counter 51	Operable				Operation not guaranteed when count clock other than TI51 is selected				
8-bit timer H0		Operable				Operation not guaranteed when count clock other than TM50 output is selected during 8-bit timer/event counter 50 operation				
8-bit timer F	11	Operable				Operation not guaranteed when count clock other than $f_{\text{F}}/2^7$ is selected				
Watch time	r	Operable	Operable <sup>Note 2</sup>	Operable	Operable <sup>Note 2</sup>	Operable <sup>Note 3</sup>	Operation not guaranteed	Operable <sup>Note 3</sup>	Operation not guaranteed	
Watchdog timer	Internal oscillator cannot be stopped <sup>Note 4</sup>	Operable		-	-	Operable				
	Internal oscillator can be stopped <sup>Note 4</sup>	Operation sto	pped							
A/D convert	er	Operable				Operation not guaranteed				
Serial	UART0	Operable				Operation not guaranteed when serial clock other than				
interface	UART6	Operable				TM50 output is selected during TM50 operation				
	CSI10	Operable				Operation not guaranteed when serial clock other than external SCK10 is selected				
Clock monit	tor	Operable Operation stopped				Operable Operation stopped				
Power-on-c	lear functionNote 5	Operable								
Low-voltage	e detection function	Operable								
External inte	errupt	Operable								

- **Notes 1.** When "Stopped by software" is selected for the internal oscillator by a mask option and the internal oscillator is stopped by software (for mask options, see **CHAPTER 24 MASK OPTIONS**).
  - 2. Operable when the X1 input clock is selected.
  - 3. Operation not guaranteed when other than subsystem clock is selected.
  - **4.** "Internal oscillator cannot be stopped" or "Internal oscillator can be stopped by software" can be selected by a mask option.
  - 5. When "POC used" is selected by a mask option.

Table 18-2. Operating Statuses in HALT Mode (2/2)

	HALT Mode Setting	When HALT Instruction Is Executed While CPU Is Operating on Subsystem Clock						
		When X1 Input Clock	Oscillation Continues	When X1 Input Clock Oscillation Stopped				
Item		When Internal Oscillation Clock Continues	When Internal Oscillation Clock Stopped <sup>Note 1</sup>	When Internal Oscillation Clock Continues	When Internal Oscillation Clock Stopped <sup>Note 1</sup>			
System clo	ck	Clock supply to the CPU is stopped						
CPU		Operation stopped						
Port (output	t latch)	Status before HALT mode v	vas set is retained					
16-bit timer	/event counter 00	Operable		Operation stopped				
8-bit timer/e	event counter 50	Operable		Operable only when TI50 is	selected as the count clock			
8-bit timer/e	event counter 51	Operable		Operable only when TI51 is	selected as the count clock			
8-bit timer H0		Operable		Operable only when TM50 output is selected as the count clock during 8-bit timer/event counter 50 operation				
8-bit timer H1		Operable	Operable only when the X1 input clock is selected as the count clock	Operable only when f <sub>R</sub> /2 <sup>7</sup> is selected as the count clock	Operation stopped			
Watch time	r	Operable		Operation guaranteed only when subsystem clock is selected				
Watchdo g timer	Internal oscillator cannot be stopped <sup>Note 2</sup>	Operable	-	Operable	-			
	Internal oscillator can be stopped <sup>Note 2</sup>	Operation stopped						
A/D conver	ter	Operable		Not operable				
Serial UART0		Operable		Operable only when TM50 output is selected as the				
interface UART6		Operable		serial clock during TM50 operation				
CSI10 Operable		Operable only when external SCK10 is selected as the serial clock						
Clock monitor		Operable Operation stopped						
Power-on-c	lear functionNote 3	Operable						
Low-voltage	e detection function	Operable						
External int	errupt	Operable						

- **Notes 1.** When "Stopped by software" is selected for the internal oscillator by a mask option and the internal oscillator is stopped by software (for mask options, see **CHAPTER 24 MASK OPTIONS**).
  - **2.** "Internal oscillator cannot be stopped" or "Internal oscillator can be stopped by software" can be selected by a mask option.
  - **3.** When "POC used" is selected by a mask option.


### (2) HALT mode release

The HALT mode can be released by the following two sources.

#### (a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 18-3. HALT Mode Release by Interrupt Request Generation



**Remarks 1.** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

### 2. The wait time is as follows:


- When vectored interrupt servicing is carried out: 8 or 9 clocks
- When vectored interrupt servicing is not carried out: 2 or 3 clocks

# (b) Release by RESET input


When the RESET signal is input, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 18-4. HALT Mode Release by RESET Input (1/2)

### (1) When X1 input clock is used as CPU clock



### (2) When internal oscillation clock is used as CPU clock




Remarks 1. fxp: X1 input clock oscillation frequency

2. fr: Internal oscillation clock frequency

Figure 18-4. HALT Mode Release by RESET Input (2/2)

# (3) When subsystem clock is used as CPU clock



Remark fr.: Internal oscillation clock frequency

Table 18-3. Operation in Response to Interrupt Request in HALT Mode

Release Source	MK××	PR××	ΙE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0	1	1 × 0		instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	HALT mode held
RESET input	_	_	×	×	Reset processing

×: don't care

#### 18.2.2 STOP mode

# (1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the X1 input clock or internal oscillation clock.

Caution Because the interrupt request signal is used to release the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately released if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.

The operating statuses in the STOP mode are shown below.


When STOP Instruction Is Executed While CPU Is Operating on X1 Input Clock STOP Mode Setting When STOP Instruction Is Executed While CPU Is Operating on Internal When Internal Oscillation Clock When Internal Oscillation Clock Oscillation Clock Stopped<sup>Note 1</sup> Continues When Subsystem When Subsystem When Subsystem When Subsystem When Subsystem When Subsystem Clock Not Used Clock Used Clock Not Used Clock Used Clock Not Used Clock Used System clock Only X1 oscillator oscillation is stopped. Clock supply to the CPU is stopped. CPU Operation stopped Port (output latch) Status before STOP mode was set is retained 16-bit timer/event counter 00 Operation stopped 8-bit timer/event counter 50 Operable only when TI50 is selected as the count clock 8-bit timer/event counter 51 Operable only when TI51 is selected as the count clock 8-bit timer H0 Operable only when TM50 output is selected as the count clock during 8-bit timer/event counter 50 operation Operable Note 2 Operable Note 2 8-bit timer H1 Operation stopped Operable<sup>Note 3</sup> Operation stopped Operable Note 3 Operation stopped Operation stopped Watch timer Operable<sup>Note 3</sup> Watchdog Operable Operable Internal oscillator timer cannot be stopped Internal oscillator Operation stopped can be stopped<sup>Not</sup> A/D converter Operation stopped Serial interface **UARTO** Operable only when TM50 output is selected as the serial clock during TM50 operation **UART6** CSI10 Operable only when external SCK10 is selected as the serial clock Operation stopped Clock monitor Power-on-clear function Note 5 Operable Low-voltage detection function Operable External interrupt Operable

Table 18-4. Operating Statuses in STOP Mode

- **Notes 1.** When "Stopped by software" is selected for the internal oscillator by a mask option and the internal oscillator is stopped by software (for mask options, see **CHAPTER 24 MASK OPTIONS**).
  - **2.** Operable only when  $f_R/2^7$  is selected as the count clock.
  - 3. Operable when the subsystem clock is selected.
  - **4.** "Internal oscillator cannot be stopped" or "Internal oscillator can be stopped by software" can be selected by a mask option.
  - **5.** When "POC used" is selected by a mask option.

### (2) STOP mode release

Figure 18-5. Operation Timing When STOP Mode Is Released




The STOP mode can be released by the following two sources.

### (a) Release by unmasked interrupt request


When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 18-6. STOP Mode Release by Interrupt Request Generation

### (1) When X1 input clock is used as CPU clock



## (2) When internal oscillation clock is used as CPU clock




- **Remarks 1.** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.
  - 2. fr: Internal oscillation clock frequency

# (b) Release by RESET input


When the  $\overline{\text{RESET}}$  signal is input, STOP mode is released and a reset operation is performed after the oscillation stabilization time has elapsed.

Figure 18-7. STOP Mode Release by RESET Input

### (1) When X1 input clock is used as CPU clock



# (2) When internal oscillation clock is used as CPU clock



Remarks 1. fxp: X1 input clock oscillation frequency

2. fr: Internal oscillation clock frequency

Table 18-5. Operation in Response to Interrupt Request in STOP Mode

Release Source	MK××	PR××	ΙE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing execution
	0	1	0	1	Next address
	0 1		×	0	instruction execution
	0	1	1	1	Interrupt servicing execution
	1	×	×	×	STOP mode held
RESET input	=	=	×	×	Reset processing

×: don't care

#### **CHAPTER 19 RESET FUNCTION**

The following five operations are available to generate a reset signal.


- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by clock monitor X1 input clock oscillation stop detection
- (4) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (5) Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)

External and internal resets have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H when the reset signal is input.

A reset is applied when a low level is input to the RESET pin, the watchdog timer overflows, X1 clock oscillation stop is detected by the clock monitor, or by POC and LVI circuit voltage detection, and each item of hardware is set to the status shown in Table 19-1. Each pin is high impedance during reset input or during the oscillation stabilization time just after reset release, except for P130, which is low-level output.

When a high level is input to the RESET pin, the reset is released and program execution starts using the internal oscillation clock after the CPU clock operation has stopped for 17/f<sub>R</sub> (s). A reset generated by the watchdog timer and clock monitor sources is automatically released after the reset, and program execution starts using the internal oscillation clock after the CPU clock operation has stopped for 17/f<sub>R</sub> (s) (see **Figures 19-2** to **19-4**). Reset by POC and LVI circuit power supply detection is automatically released when V<sub>DD</sub> > V<sub>POC</sub> or V<sub>DD</sub> > V<sub>LVI</sub> after the reset, and program execution starts using the internal oscillation clock after the CPU clock operation has stopped for 17/f<sub>R</sub> (s) (see **CHAPTER 21 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 22 LOW-VOLTAGE DETECTOR**).

- Cautions 1. For an external reset, input a low level for 10  $\mu$ s or more to the RESET pin.
  - 2. During reset input, the X1 input clock and internal oscillation clock stop oscillating.
  - When the STOP mode is released by a reset, the STOP mode contents are held during reset input. However, the port pins become high-impedance, except for P130, which is set to lowlevel output.




Caution An LVI circuit internal reset does not reset the LVI circuit.

Remarks 1. LVIM: Low-voltage detection register

2. LVIS: Low-voltage detection level selection register


Figure 19-2. Timing of Reset by RESET Input



Note Set P130 to high-level output by software.

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.

Figure 19-3. Timing of Reset Due to Watchdog Timer Overflow




Note Set P130 to high-level output by software.

Caution A watchdog timer internal reset resets the watchdog timer.

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.





Note Set P130 to high-level output by software.

- **Remarks 1.** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the reset signal to the CPU.
  - 2. For the reset timing of the power-on-clear circuit and low-voltage detector, see CHAPTER 21 POWER-ON-CLEAR CIRCUIT and CHAPTER 22 LOW-VOLTAGE DETECTOR.

Table 19-1. Hardware Statuses After Reset Acknowledgment (1/2)

	Status After Reset Acknowledgment <sup>Note 1</sup>				
Program counter (PC	Program counter (PC)				
Stack pointer (SP)		Undefined			
Program status word	(PSW)	02H			
RAM	Data memory	Undefined <sup>Note 2</sup>			
	General-purpose registers	Undefined <sup>Note 2</sup>			
Port registers (P0 to	P3, P6, P7, P12 to P14) (output latches)	00H (undefined only for P2)			
Port mode registers	(PM0, PM1, PM3, PM6, PM7, PM12, PM14)	FFH			
Pull-up resistor optio	n registers (PU0, PU1, PU3, PU7, PU12, PU14)	00H			
Input switch control r	register (ISC)	00H			
Internal memory size	switching register (IMS)	CFH			
Processor clock cont	trol register (PCC)	00H			
Internal oscillation m	00H				
Main clock mode reg	ister (MCM)	00H			
Main OSC control re	gister (MOC)	00H			
Oscillation stabilization	on time select register (OSTS)	05H			
Oscillation stabilization	on time counter status register (OSTC)	00H			
16-bit timer/event	Timer counter 00 (TM00)	0000H			
counter 00	Capture/compare registers 000, 010 (CR000, CR010)	0000H			
	Mode control register 00 (TMC00)	00H			
	Prescaler mode register 00 (PRM00)	00H			
	Capture/compare control register 00 (CRC00)	00H			
	Timer output control register 00 (TOC00)	00H			
8-bit timer/event	Timer counters 50, 51 (TM50, TM51)	00H			
counters 50, 51	Compare registers 50, 51 (CR50, CR51)	00H			
	Timer clock selection registers 50, 51 (TCL50, TCL51)	00H			
	Mode control registers 50, 51 (TMC50, TMC51)	00H			
8-bit timers H0, H1	Compare registers 00, 10, 01, 11 (CMP00, CMP10, CMP01, CMP11)	00H			
	Mode registers (TMHMD0, TMHMD1)	00H			
	Carrier control register 1 (TMCYC1) <sup>Note 3</sup>	00H			
Watch timer	Operation mode register (WTM)	00H			
Clock output controller	Clock output selection register (CKS)	00H			

**Notes 1.** During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

- 2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.
- 3. 8-bit timer H1 only.

Table 19-1. Hardware Statuses After Reset Acknowledgment (2/2)

	Hardware	Status After Reset Acknowledgment
Watchdog timer	Mode register (WDTM)	67H
	Enable register (WDTE)	9AH
A/D converter	Conversion result register (ADCR)	Undefined
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H
	Power-fail comparison mode register (PFM)	00H
	Power-fail comparison threshold register (PFT)	00H
Serial interface UART0	Receive buffer register 0 (RXB0)	FFH
	Transmit shift register 0 (TXS0)	FFH
	Asynchronous serial interface operation mode register 0 (ASIM0)	01H
	Baud rate generator control register 0 (BRGC0)	1FH
Serial interface UART6	Receive buffer register 6 (RXB6)	FFH
	Transmit buffer register 6 (TXB6)	FFH
	Asynchronous serial interface operation mode register 6 (ASIM6)	01H
	Asynchronous serial interface reception error status register 6 (ASIS6)	00H
	Asynchronous serial interface transmission status register 6 (ASIF6)	00H
	Clock selection register 6 (CKSR6)	00H
	Baud rate generator control register 6 (BRGC6)	FFH
	Asynchronous serial interface control register 6 (ASICL6)	16H
Serial interface CSI10	Transmit buffer register 10 (SOTB10)	Undefined
	Serial I/O shift register 10 (SIO10)	00H
	Serial operation mode register 10 (CSIM10)	00H
	Serial clock selection register 10 (CSIC10)	00H
Key interrupt	Key return mode register (KRM)	00H
Clock monitor	Mode register (CLM)	00H
Reset function	Reset control flag register (RESF)	00H <sup>Note</sup>
Low-voltage detector	Low-voltage detection register (LVIM)	00H <sup>Note</sup>
	Low-voltage detection level selection register (LVIS)	00H <sup>Note</sup>
Interrupt	Request flag registers 0L, 0H, 1L (IF0L, IF0H, IF1L)	00H
	Mask flag registers 0L, 0H, 1L (MK0L, MK0H, MK1L)	FFH
	Priority specification flag registers 0L, 0H, 1L (PR0L, PR0H, PR1L)	FFH
	External interrupt rising edge enable register (EGP)	00H
	External interrupt falling edge enable register (EGN)	00H

**Note** These values vary depending on the reset source.

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by CLM	Reset by LVI		
Register							
RESF	See <b>Table 19-2</b> .						
LVIM	Cleared (00H)	Cleared (00H)	Cleared (00H)	Cleared (00H)	Held		
LVIS							

# 19.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0/KD1. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset input by power-on-clear (POC) circuit, and reading RESF clear RESF to 00H.

Figure 19-5. Format of Reset Control Flag Register (RESF)

Address: FFA	ACH After r	eset: 00H <sup>Note</sup>	R					
Symbol	7	6	5	4	3	2	1	0
RESF	0	0	0	WDTRF	0	0	CLMRF	LVIRF

WDTRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

CLMRF	Internal reset request by clock monitor (CLM)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by low-voltage detector (LVI)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

**Note** The value after reset varies depending on the reset source.

## Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 19-2.

Table 19-2. RESF Status When Reset Request Is Generated

Reset Source	RESET input	Reset by POC	Reset by WDT	Reset by CLM	Reset by LVI
Flag					
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held	Held
CLMRF			Held	Set (1)	Held
LVIRF			Held	Held	Set (1)

#### **CHAPTER 20 CLOCK MONITOR**

#### 20.1 Functions of Clock Monitor

The clock monitor samples the X1 input clock using the internal oscillator, and generates an internal reset signal when the X1 input clock is stopped.

When a reset signal is generated by the clock monitor, bit 1 (CLMRF) of the reset control flag register (RESF) is set to 1. For details of RESF, refer to **CHAPTER 19 RESET FUNCTION**.

The clock monitor automatically stops under the following conditions.

- · Reset is released and during the oscillation stabilization time
- In STOP mode and during the oscillation stabilization time
- When the X1 input clock is stopped by software (MSTOP = 1 or MCC = 1) and during the oscillation stabilization time
- · When the internal oscillation clock is stopped

**Remark** MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)


#### 20.2 Configuration of Clock Monitor

The clock monitor includes the following hardware.

Table 20-1. Configuration of Clock Monitor

Item	Configuration
Control register	Clock monitor mode register (CLM)

Figure 20-1. Block Diagram of Clock Monitor



Remark MCC: Bit 7 of the processor clock control register (PCC)

MSTOP: Bit 7 of the main OSC control register (MOC)

OSTC: Oscillation stabilization time counter status register (OSTC)

## 20.3 Register Controlling Clock Monitor

The clock monitor is controlled by the clock monitor mode register (CLM).


## (1) Clock monitor mode register (CLM)

This register sets the operation mode of the clock monitor.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears this register to 00H.

Figure 20-2. Format of Clock Monitor Mode Register (CLM)



CLME	Enables/disables clock monitor operation				
0	Disables clock monitor operation				
1	Enables clock monitor operation				

- Cautions 1. Once bit 0 (CLME) is set to 1, it cannot be cleared to 0 except by RESET input or the internal reset signal.
  - 2. If the reset signal is generated by the clock monitor, CLME is cleared to 0 and bit 1 (CLMRF) of the reset control flag register (RESF) is set to 1.

## 20.4 Operation of Clock Monitor

This section explains the functions of the clock monitor. The monitor start and stop conditions are as follows.

#### <Monitor start condition>

When bit 0 (CLME) of the clock monitor mode register (CLM) is set to operation enabled (1).

#### <Monitor stop condition>

- · Reset is released and during the oscillation stabilization time
- In STOP mode and during the oscillation stabilization time
- When the X1 input clock is stopped by software (MSTOP = 1 or MCC = 1) and during the oscillation stabilization time
- When the internal oscillation clock is stopped

Remark MSTOP: Bit 7 of the main OSC control register (MOC)

MCC: Bit 7 of the processor clock control register (PCC)

Table 20-2. Operation Status of Clock Monitor (When CLME = 1)


CPU Operation Clock	Operation Mode	X1 Input Clock Status	Internal Oscillation Clock Status	Clock Monitor Status	
X1 input clock	STOP mode	Stopped	Oscillating	Stopped	
			Stopped <sup>Note</sup>		
	RESET input		Oscillating		
			Stopped <sup>Note</sup>		
	Normal operation mode	Oscillating	Oscillating	Operating	
	HALT mode		Stopped <sup>Note</sup>	Stopped	
Internal oscillation	STOP mode	Stopped	Oscillating	Stopped	
clock	RESET input				
	Normal operation mode	Oscillating		Operating	
	HALT mode	Stopped		Stopped	

**Note** The internal oscillation clock is stopped only when the "Internal oscillator can be stopped by software" is selected by a mask option. If "Internal oscillator cannot be stopped" is selected, the internal oscillation clock cannot be stopped.

The clock monitor timing is as shown in Figure 20-3.


Figure 20-3. Timing of Clock Monitor (1/4)

## (1) When internal reset is executed by oscillation stop of X1 input clock




(2) Clock monitor status after RESET input


(CLME = 1 is set after RESET input and during X1 input clock oscillation stabilization time)



RESET input clears bit 0 (CLME) of the clock monitor mode register (CLM) to 0 and stops the clock monitor operation. Even if CLME is set to 1 by software during the oscillation stabilization time (reset value of OSTS register is 05H (2<sup>16</sup>/fxP)) of the X1 input clock, monitoring is not performed until the oscillation stabilization time of the X1 input clock ends. Monitoring is automatically started at the end of the oscillation stabilization time.


Figure 20-3. Timing of Clock Monitor (2/4)





RESET input clears bit 0 (CLME) of the clock monitor mode register (CLM) to 0 and stops the clock monitor operation. When CLME is set to 1 by software at the end of the oscillation stabilization time (reset value of OSTS register is 05H (2<sup>16</sup>/fxp)) of the X1 input clock, monitoring is started.


# (4) Clock monitor status after STOP mode is released (CLME = 1 is set when CPU clock operates on X1 input clock and before entering STOP mode)



When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before entering STOP mode, monitoring automatically starts at the end of the X1 input clock oscillation stabilization time. Monitoring is stopped in STOP mode and during the oscillation stabilization time.


Figure 20-3. Timing of Clock Monitor (3/4)

# (5) Clock monitor status after STOP mode is released (CLME = 1 is set when CPU clock operates on internal oscillation clock and before entering STOP mode)



When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before entering STOP mode, monitoring automatically starts at the end of the X1 input clock oscillation stabilization time. Monitoring is stopped in STOP mode and during the oscillation stabilization time.

#### (6) Clock monitor status after X1 input clock oscillation is stopped by software




When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before or while oscillation of the X1 input clock is stopped, monitoring automatically starts at the end of the X1 input clock oscillation stabilization time. Monitoring is stopped when oscillation of the X1 input clock is stopped and during the oscillation stabilization time.

**Note** The register that controls oscillation of the X1 input clock differs depending on the type of the clock supplied to the CPU.

- When CPU operates on internal oscillation clock: Controlled by bit 7 (MSTOP) of the main OSC control register (MOC)
- When CPU operates on subsystem clock: Controlled by bit 7 (MCC) of the processor clock control register (PCC)

Figure 20-3. Timing of Clock Monitor (4/4)

## (7) Clock monitor status after internal oscillation clock is stopped by software



When bit 0 (CLME) of the clock monitor mode register (CLM) is set to 1 before or while oscillation of the internal oscillation clock is stopped, monitoring automatically starts after the internal oscillation clock is stopped. Monitoring is stopped when oscillation of the internal oscillation clock is stopped.

**Note** If it is specified by a mask option that the internal oscillator cannot be stopped, the setting of bit 0 (RSTOP) of the internal oscillation mode register (RCM) is invalid. To set RSTOP, be sure to confirm that bit 1 (MCS) of the main clock mode register (MCM) is 1.

#### **CHAPTER 21 POWER-ON-CLEAR CIRCUIT**

#### 21.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit (POC) has the following functions.

- · Generates internal reset signal at power on.
- Compares supply voltage (VDD) and detection voltage (VPOC), and generates internal reset signal when VDD 
   VPOC.
- The following can be selected by a mask option.
  - POC disabled
  - POC used (detection voltage: VPOC = 2.85 V ±0.15 V)<sup>Note</sup>
  - POC used (detection voltage:  $V_{POC} = 3.5 \text{ V} \pm 0.2 \text{ V}$ )

**Note** This option cannot be selected in (A1) and (A2) grade products because their supply voltage V<sub>DD</sub> is 3.3 to 5.5 V.

Caution If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.

Remark This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset cause is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), low-voltage detector (LVI), or clock monitor. RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT, LVI, or the clock monitor. For details of the RESF, refer to CHAPTER 19 RESET FUNCTION.

# 21.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 21-1.

Mask option

Detection voltage source (V<sub>POC</sub>)

Figure 21-1. Block Diagram of Power-on-Clear Circuit

# 21.3 Operation of Power-on-Clear Circuit

In the power-on-clear circuit, the supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{POC}$ ) are compared, and when  $V_{DD} < V_{POC}$ , an internal reset signal is generated.




Figure 21-2. Timing of Internal Reset Signal Generation in Power-on-Clear Circuit

#### 21.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POC detection voltage (VPOC), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

#### <Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 21-3. Example of Software Processing After Release of Reset (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage



- Notes 1. If reset is generated again during this period, initialization processing is not started.
  - 2. A flowchart is shown on the next page.

Figure 21-3. Example of Software Processing After Release of Reset (2/2)

# • Checking reset cause



#### **CHAPTER 22 LOW-VOLTAGE DETECTOR**

# 22.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has the following functions.

- Compares supply voltage (VDD) and detection voltage (VLVI), and generates an internal interrupt signal or internal reset signal when VDD < VLVI.</li>
- Detection levels<sup>Note</sup> of supply voltage can be changed by software.
- Interrupt or reset function can be selected by software.
- · Operable in STOP mode.
- ★ Note Detection levels of supply voltage differ as follows.

Expanded-specification products of standard products and (A) grade products: 8 levels

Conventional products of standard products and (A) grade products: 7 levels

(A1) grade products and (A2) grade products: 5 levels

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, refer to **CHAPTER 19 RESET FUNCTION**.

# 22.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown below.

Low-voltage detection level selector  $V_{DD}$ Internal reset signal Selector - INTLVI Detection voltage source 3 LVIS2 LVIS1 LVION LVIE LVIMD LVIF LVIS0 Low-voltage detection level Low-voltage detection register selection register (LVIS) Internal bus

Figure 22-1. Block Diagram of Low-Voltage Detector

# 22.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level selection register (LVIS)

#### (1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears LVIM to 00H.

Figure 22-2. Format of Low-Voltage Detection Register (LVIM)

Address:	FFBEH Af	ter reset: 00H	I R/W <sup>Note 1</sup>					
Symbol	<7>	6	5	<4>	3	2	<1>	<0>
LVIM	LVION	0	0	LVIE	0	0	LVIMD	LVIF

	LVION <sup>Notes 2, 3</sup>	Enables low-voltage detection operation
Ī	0	Disables operation
ſ	1	Enables operation

LVIE <sup>Notes 2, 4, 5</sup>	Specifies reference voltage generator
0	Disables operation
1	Enables operation

LVIMD <sup>Note 2</sup>	Low-voltage detection operation mode selection
0	Generates interrupt signal when supply voltage (VDD) < detection voltage (VLVI)
1 Generates internal reset signal when supply voltage (VDD) < detection voltage (VLV	

LVIF <sup>Not</sup>	Low-voltage detection flag
0	Supply voltage (VDD) > detection voltage (VLVI), or when operation is disabled
1 Supply voltage (V <sub>DD</sub> ) < detection voltage (V <sub>LVI</sub> )	

#### Notes 1. Bit 0 is read-only.

- 2. LVION, LVIE, and LVIMD are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.
- 3. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to instigate a wait of at least 0.2 ms from when LVION is set to 1 until the voltage is confirmed at LVIF.
- **4.** If "POC cannot be used" is selected by a mask option, wait for 2 ms or more by software from when LVIE is set to 1 until LVION is set to 1.
- **5.** If "POC used" is selected by a mask option, setting of LVIE is invalid because the reference voltage generator in the LVI circuit always operates.
- **6.** The value of LVIF is output as the interrupt request signal INTLVI when LVION = 1 and LVIMD = 0.

#### Caution To stop LVI, follow either of the procedures below.

• When using 8-bit memory manipulation instruction: Write 00H to LVIM.

• When using 1-bit memory manipulation instruction: Clear LVION to 0 first and then

clear LVIE to 0.

# (2) Low-voltage detection level selection register (LVIS)

This register selects the low-voltage detection level.

This register can be set by an 8-bit memory manipulation instruction.

RESET input clears LVIS to 00H.

Figure 22-3. Format of Low-Voltage Detection Level Selection Register (LVIS)

Address:	FFBFH	After reset: 00H	l R/W					
Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	0	LVIS2	LVIS1	LVIS0

LVIS2	LVIS1	LVIS0	Detection level
0	0	0	VLVI0 (4.3 V ±0.2 V)
0	0	1	V <sub>LVI1</sub> (4.1 V ±0.2 V)
0	1	0	VLVI2 (3.9 V ±0.2 V)
0	1	1	VLVI3 (3.7 V ±0.2 V)
1	0	0	V <sub>LV14</sub> (3.5 V ±0.2 V) <sup>Note 1</sup>
1	0	1	VLVIS (3.3 V ±0.15 V) <sup>Notes 1, 2</sup>
1	1	0	VLVI6 (3.1 V ±0.15 V) <sup>Notes 1, 2</sup>
1	1	1	V <sub>LV17</sub> (2.85 V ±0.15 V) <sup>Notes 1, 3, 4</sup>

Notes 1. When the detection voltage of the POC circuit is specified as  $V_{POC} = 3.5 \text{ V} \pm 0.2 \text{ V}$  by a mask option, do not select  $V_{LVI4}$  to  $V_{LVI7}$  as the LVI detection voltage. Even if  $V_{LVI4}$  to  $V_{LVI7}$  are selected, the POC circuit has priority.

- **2.** Settable only for the expanded-specification/conventional products of the standard products and (A) grade products.
- 3. When the detection voltage of the POC circuit is specified as  $V_{POC} = 2.85 \text{ V} \pm 0.15 \text{ V}$  by a mask option, do not select  $V_{LVI7}$  as the LVI detection voltage. Even if  $V_{LVI7}$  is selected, the POC circuit has priority.
- **4.** Settable only for expanded-specification products of the standard products and (A) grade products.

Caution Be sure to clear bits 3 to 7 to 0.

\*

## 22.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

Used as reset

Compares the supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{LVI}$ ), and generates an internal reset signal when  $V_{DD} < V_{LVI}$ .

Used as interrupt

Compares the supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{LVI}$ ), and generates an interrupt signal (INTLVI) when  $V_{DD} < V_{LVI}$ .

The operation is set as follows.

#### (1) When used as reset

- When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 2 to 0 (LVIS2 to LVIS0) of the low-voltage detection level selection register (LVIS).
- <3> Set bit 4 (LVIE) of the low-voltage detection register (LVIM) to 1 (enables reference voltage generator operation).
- <4> Use software to instigate a wait of at least 2 ms.
- <5> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <6> Use software to instigate a wait of at least 0.2 ms.
- <7> Wait until it is checked that (supply voltage (VDD) > detection voltage (VLVI)) by bit 0 (LVIF) of LVIM.
- <8> Set bit 1 (LVIMD) of LVIM to 1 (generates internal reset signal when supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub>)).

Figure 22-4 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <5>.
  - 2. If "POC used" is selected by a mask option, procedures <3> and <4> are not required.
  - 3. If supply voltage (V<sub>DD</sub>) > detection voltage (V<sub>LVI</sub>) when LVIMD is set to 1, an internal reset signal is not generated.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction:
   Clear LVIMD to 0, LVION to 0, and LVIE to 0 in that order.




Figure 22-4. Timing of Low-Voltage Detector Internal Reset Signal Generation

- **Notes 1.** The LVIMK flag is set to "1" by  $\overline{\text{RESET}}$  input.
  - 2. The LVIF flag may be set (1).
  - 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see **CHAPTER 19 RESET FUNCTION**.

**Remark** <1> to <8> in Figure 22-4 above correspond to <1> to <8> in the description of "when starting operation" in **22.4 (1) When used as reset**.

#### (2) When used as interrupt

- · When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 2 to 0 (LVIS2 to LVIS0) of the low-voltage detection level selection register (LVIS).
- <3> Set bit 4 (LVIE) of the low-voltage detection register (LVIM) to 1 (enables reference voltage generator operation).
- <4> Use software to instigate a wait of at least 2 ms.
- <5> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <6> Use software to instigate a wait of at least 0.2 ms.
- <7> Wait until it is checked that (supply voltage (VDD) > detection voltage (VLVI)) by bit 0 (LVIF) of LVIM.
- <8> Clear the interrupt request flag of LVI (LVIIF) to 0.
- <9> Release the interrupt mask flag of LVI (LVIMK).
- <10> Execute the El instruction (when vectored interrupts are used).

Figure 22-5 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <9> above.

#### Caution If "POC used" is selected by a mask option, procedures <3> and <4> are not required.

· When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction:
  - Write 00H to LVIM.
- When using 1-bit memory manipulation instruction:
  - Clear LVION to 0 first, and then clear LVIE to 0.




Figure 22-5. Timing of Low-Voltage Detector Interrupt Signal Generation

- **Notes 1.** The LVIMK flag is set to "1" by RESET input.
  - 2. The LVIF and LVIIF flags may be set (1).

Remark <1> to <9> in Figure 22-5 above correspond to <1> to <9> in the description of "when starting operation" in 22.4 (2) When used as interrupt.

## 22.5 Cautions for Low-Voltage Detector

In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the LVI detection voltage (VLVI), the operation is as follows depending on how the low-voltage detector is used.

## (1) When used as reset

The system may be repeatedly reset and released from the reset status.

In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (a) below.

#### (2) When used as interrupt

Interrupt requests may be frequently generated. Take action (b) below.

In this system, take the following actions.


#### <Action>

## (a) When used as reset

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 22-6. Example of Software Processing After Release of Reset (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage



- Notes 1. If reset is generated again during this period, initialization processing is not started.
  - 2. A flowchart is shown on the next page.

Figure 22-6. Example of Software Processing After Release of Reset (2/2)

# • Checking reset cause



# (b) When used as interrupt

Check that "supply voltage ( $V_{DD}$ ) > detection voltage ( $V_{LVI}$ )" in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 0 (LVIIF) of interrupt request flag register 0L (IF0L) to 0 and enable interrupts (EI).

In a system where the supply voltage fluctuation period is long in the vicinity of the LVI detection voltage, wait for the supply voltage fluctuation period, check that "supply voltage ( $V_{DD}$ ) > detection voltage ( $V_{LVI}$ )" using the LVIF flag, and then enable interrupts (EI).

#### **CHAPTER 23 REGULATOR**

#### 23.1 Outline

The 78K0/KD1 includes a circuit to realize constant-voltage operation inside the device. To stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (1  $\mu$ F: recommended). The output voltage of the regulator is 3.5 V (TYP.).

The supply voltage and oscillation frequency at which the regulator can be used are as follows.

- Power supply voltage: VDD = 4.0 to 5.5 V
- Oscillation frequency: fx = 2.0 to 8.38 MHz

The regulator of the 78K0/KD1 stops operating in the following cases.

- · During the reset period
- In STOP mode
- In HALT mode when the CPU is operating on the subsystem clock and when X1 oscillation is stopped Figure 23-1 shows the block diagram of the periphery of the regulator.





Figure 23-1. Block Diagram of Regulator Periphery

- Cautions 1. Directly connect the REGC pin of standard products and (A) grade products to VDD when the regulator is not used.
  - 2. The regulator cannot be used with (A1) and (A2) grade products. Be sure to connect the REGC pin of these products directly to V<sub>DD</sub>.


Figure 23-2. REGC Pin Connection

# (a) When REGC = VDD



Note 2.7 to 5.5 V for the conventional products

# (b) When connecting REGC pin to Vss via a capacitor



## **CHAPTER 24 MASK OPTIONS**

Mask ROM versions are provided with the following mask options.

- 1. Power-on-clear (POC) circuit
  - POC cannot be used

POC used (detection voltage: VPOC = 2.85 V ±0.15 V)<sup>Note</sup>
 POC used (detection voltage: VPOC = 3.5 V ±0.2 V)

- 2. Internal oscillator
  - Cannot be stopped
  - · Can be stopped by software
- 3. Pull-up resistor of P60 to P63 pins
  - Pull-up resistor can be incorporated in 1-bit units (Pull-up resistors are not available for the flash memory versions.)

**Note** This option cannot be selected in (A1) and (A2) grade products because their supply voltage V<sub>DD</sub> is 3.3 to 5.5 V.

Flash memory versions that support the mask options of the mask ROM versions are as follows.

Table 24-1. Flash Memory Versions Supporting Mask Options of Mask ROM Versions

Ma	sk Option	Flash Memory Version
POC Circuit	Internal Oscillator	
POC cannot be used	Cannot be stopped	μPD78F0124M1, 78F0124M1(A), 78F0124M1(A1)
	Can be stopped by software	μPD78F0124M2, 78F0124M2(A), 78F0124M2(A1)
POC used	Cannot be stopped	μPD78F0124M3, 78F0124M3(A)
$(V_{POC} = 2.85 \text{ V} \pm 0.15 \text{ V})$	Can be stopped by software	μPD78F0124M4, 78F0124M4(A)
POC used	Cannot be stopped	μPD78F0124M5, 78F0124M5(A), 78F0124M5(A1)
$(V_{POC} = 3.5 V \pm 0.2 V)$	Can be stopped by software	μPD78F0124M6, 78F0124M6(A), 78F0124M6(A1)

# CHAPTER 25 $\mu$ PD78F0124

The  $\mu$ PD78F0124 is provided as the flash memory version of the 78K0/KD1.

The  $\mu$ PD78F0124 replaces the internal mask ROM of the  $\mu$ PD780124 with flash memory to which a program can be written, erased, and overwritten while mounted on the board. Table 25-1 lists the differences between the  $\mu$ PD78F0124 and the mask ROM versions.

Table 25-1. Differences Between  $\mu$ PD78F0124 and Mask ROM Versions

Item	μPD78F0124	Mask ROM Versions	
Internal ROM configuration	Flash memory	Mask ROM	
Internal ROM capacity	32 KB <sup>Note</sup>	μPD780121: 8 KB μPD780122: 16 KB μPD780123: 24 KB μPD780124: 32 KB	
Internal high-speed RAM capacity	1024 bytes <sup>Note</sup>	μPD780121: 512 bytes μPD780122: 512 bytes μPD780123: 1024 bytes μPD780124: 1024 bytes	
IC pin	None	Available	
V <sub>PP</sub> pin	Available None		
Electrical specifications, recommended soldering conditions	Refer to the description of electrical specifications and recommended soldering conditions.		

**Note** The same capacity as the mask ROM versions can be specified by means of the internal memory size switching register (IMS).

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM versions.

## 25.1 Internal Memory Size Switching Register

The  $\mu$ PD78F0124 allows users to select the internal memory capacity using the internal memory size switching register (IMS) so that the same memory map as that of the mask ROM versions with a different internal memory capacity can be achieved.

IMS is set by an 8-bit memory manipulation instruction.

RESET input sets IMS to CFH.

Caution Setting the initial value of IMS (CFH) is prohibited. Be sure to set the value of the relevant mask ROM version at initialization.

Figure 25-1. Format of Internal Memory Size Switching Register (IMS)

Address: FFF0H After reset: CFH R/W Symbol 7 6 5 4 3 2 1 0 IMS ROM1 RAM2 RAM1 RAM0 0 ROM3 ROM2 ROM<sub>0</sub>

RAM2	RAM1	RAM0	Internal high-speed RAM capacity selection	
0	1	0	512 bytes	
1	1	0	1024 bytes	
Other than above			Setting prohibited	

ROM3	ROM2	ROM1	ROM0	Internal ROM capacity selection	
0	0	1	0	8 KB	
0	1	0	0	16 KB	
0	1	1	0	24 KB	
1	0	0	0	32 KB	
	Other th	an above		Setting prohibited	

The IMS settings required to obtain the same memory map as mask ROM versions are shown in Table 25-2.

Table 25-2. Internal Memory Size Switching Register Settings

Target Mask ROM Versions	IMS Setting		
μPD780121	42H		
μPD780122	44H		
μPD780123	C6H		
μPD780124	C8H		

Caution When using a mask ROM version, be sure to set the value indicated in Table 25-2 to IMS.

## 25.2 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

#### (1) On-board programming

The contents of the flash memory can be rewritten after the  $\mu$ PD78F0124 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

#### (2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the  $\mu$ PD78F0124 is mounted on the target system.

**Remark** The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Table 25-3. Wiring Between  $\mu$ PD78F0124 and Dedicated Flash Programmer (1/2)

#### (1) 3-wire serial I/O (CSI10)

Pin Con	Pin Configuration of Dedicated Flash Programmer			With CSI10		With CSI10 + HS	
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	
SI/RxD	Input	Receive signal	SO10/P12	30	SO10/P12	30	
SO/TxD	Output	Transmit signal	SI10/RxD0/P11	31	SI10/RxD0/P11	31	
SCK	Output	Transfer clock	SCK10/TxD0/P10	32	SCK10/TxD0/P10	32	
CLK	Output	Clock to μPD78F0124	X1	7	X1	7	
			X2 <sup>Note</sup>	8	X2 <sup>Note</sup>	8	
/RESET	Output	Reset signal	RESET	9	RESET	9	
V <sub>PP</sub>	Output	Write voltage	V <sub>PP</sub>	3	VPP	3	
H/S	Input	Handshake signal	Not needed	Not needed	HS/P15/TOH0	21	
V <sub>DD</sub>	I/O	V <sub>DD</sub> voltage generation/voltage	V <sub>DD</sub>	4	V <sub>DD</sub>	4	
		monitor	EV <sub>DD</sub>	27	EV <sub>DD</sub>	27	
			AVREF	1	AVREF	1	
GND	_	Ground	Vss	6	Vss	6	
			EVss	26	EVss	26	
			AVss	2	AVss	2	

**Note** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

#### Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- To GND via a 1  $\mu$ F capacitor
- Directly to VDD
- 2. When connecting the REGC pin to GND via a 1  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Create an oscillator on the board to supply a clock.

Table 25-3. Wiring Between  $\mu$ PD78F0124 and Dedicated Flash Programmer (2/2)

# (2) UART (UARTO, UART6)

Pin Configuration of Dedicated Flash Programmer			With UART0		With UART0 + HS		With UART6	
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	TxD0/ SCK10/P10	32	TxD0/ SCK10/P10	32	TxD6/P13	29
SO/TxD	Output	Transmit signal	RxD0/SI10/ P11	31	RxD0/SI10/ P11	31	RxD6/P14	28
SCK	Output	Transfer clock	Not needed	Not needed	Not needed	Not needed	Not needed	Not needed
CLK	Output	Clock to μPD78F0124	X1	7	X1	7	X1	7
			X2 <sup>Note</sup>	8	X2 <sup>Note</sup>	8	X2 <sup>Note</sup>	8
/RESET	Output	Reset signal	RESET	9	RESET	9	RESET	9
V <sub>PP</sub>	Output	Write voltage	V <sub>PP</sub>	3	V <sub>PP</sub>	3	V <sub>PP</sub>	3
H/S	Input	Handshake signal	Not needed	Not needed	HS/P15/TOH0	21	Not needed	Not needed
V <sub>DD</sub>	I/O	V <sub>DD</sub> voltage generation/voltage monitor	V <sub>DD</sub>	4	V <sub>DD</sub>	4	V <sub>DD</sub>	4
			EV <sub>DD</sub>	27	EV <sub>DD</sub>	27	EV <sub>DD</sub>	27
			AVREF	1	AVREF	1	AVREF	1
GND	-	Ground	Vss	6	Vss	6	Vss	6
			EVss	26	EVss	26	EVss	26
			AVss	2	AVss	2	AVss	2

**Note** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.


Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- To GND via a 1  $\mu$ F capacitor
- Directly to VDD
- 2. When connecting the REGC pin to GND via a 1  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Create an oscillator on the board to supply a clock.

Examples of the recommended connection when using the adapter for flash memory writing are shown below.

Figure 25-2. Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10) Mode



**Notes 1.**  $\mu$ PD78F0124, 78F0124(A): 2.7 to 5.5 V  $\mu$ PD78F0124(A1): 3.3 to 5.5 V

2. Connect the REGC pin as follows.

 $\mu$ PD78F0124, 78F0124(A): Connect directly to V<sub>DD</sub> or connect to GND via a 1  $\mu$ F capacitor

μPD78F0124(A1): Connect directly to VDD

- √ V<sub>DD</sub> (2.7 to 5.5 V)<sup>Note 1</sup> -© GND LVDD (VDD2) VDD GND 52 51 50 49 48 47 46 45 44 43 42 41 40 0 2 38 37 0-36 0 35 0 6 34 33 8 32 9 31 10 30 11 29 12 28 27 13 0 14 15 16 17 18 19 20 21 21 23 24 25 26  $\bigcirc$ 0 /RESET VPP RESERVE/HS SO SCK CLK WRITER INTERFACE

Figure 25-3. Example of Wiring Adapter for Flash Memory Writing in 3-Wire Serial I/O (CSI10 + HS) Mode

2. Connect the REGC pin as follows.

 $\mu$ PD78F0124, 78F0124(A): Connect directly to V<sub>DD</sub> or connect to GND via a 1  $\mu$ F capacitor




Figure 25-4. Example of Wiring Adapter for Flash Memory Writing in UART (UART0) Mode

2. Connect the REGC pin as follows.

 $\mu$ PD78F0124, 78F0124(A): Connect directly to V<sub>DD</sub> or connect to GND via a 1  $\mu$ F capacitor

- √ V<sub>DD</sub> (2.7 to 5.5 V)<sup>Note 1</sup> -© GND LVDD (VDD2) VDD GND 52 51 50 49 48 47 46 45 44 43 42 41 40 0-2 38 37 0-36 5<sup>Note 2</sup> 0 35 0 6 34 33 ↳⊳◌ 8 32 9 31 10 30 11 29 12 28 13 27 0 14 15 16 17 18 19 20 21 21 23 24 25 26  $\bigcirc$  $\bigcirc$ 0 /RESET VPP RESERVE/HS SI SO SCK CLK WRITER INTERFACE

Figure 25-5. Example of Wiring Adapter for Flash Memory Writing in UART (UART0 + HS) Mode

2. Connect the REGC pin as follows.

 $\mu$ PD78F0124, 78F0124(A): Connect directly to V<sub>DD</sub> or connect to GND via a 1  $\mu$ F capacitor




Figure 25-6. Example of Wiring Adapter for Flash Memory Writing in UART (UART6) Mode


2. Connect the REGC pin as follows.

 $\mu$ PD78F0124, 78F0124(A): Connect directly to V<sub>DD</sub> or connect to GND via a 1  $\mu$ F capacitor

# 25.3 Programming Environment

The environment required for writing a program to the flash memory of the  $\mu$ PD78F0124 is illustrated below.

Figure 25-7. Environment for Writing Program to Flash Memory



Note Flashpro IV only

A host machine that controls the dedicated flash programmer is necessary.

To interface between the dedicated flash programmer and the  $\mu$ PD78F0124, CSI10, UART0, or UART6 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.


#### 25.4 Communication Mode

Communication between the dedicated flash programmer and the  $\mu$ PD78F0124 is established by serial communication via CSI10, UART0, or UART6 of the  $\mu$ PD78F0124.

#### (1) CSI10

Transfer rate: 200 kHz to 2 MHz


Figure 25-8. Communication with Dedicated Flash Programmer (CSI10)



## (2) CSI communication mode supporting handshake

Transfer rate: 200 kHz to 2 MHz


Figure 25-9. Communication with Dedicated Flash Programmer (CSI10 + HS)



#### (3) UARTO

Transfer rate: 4800 to 38400 bps


Figure 25-10. Communication with Dedicated Flash Programmer (UART0)



# (4) UART communication mode supporting handshake

Transfer rate: 4800 to 38400 bps


Figure 25-11. Communication with Dedicated Flash Programmer (UART0 + HS)



## (5) UART6

Transfer rate: 4800 to 76800 bps

Figure 25-12. Communication with Dedicated Flash Programmer (UART6)



If Flashpro III/Flashpro IV is used as the dedicated flash programmer, Flashpro III/Flashpro IV generates the following signal for the  $\mu$ PD78F0124. For details, refer to the Flashpro III/Flashpro IV Manual.

Table 25-4. Pin Connection

		Flashpro III/Flashpro IV	μPD78F0124	μPD78F0124 Connection					
Signal Name	I/O	Pin Function	Pin Name	CSI10	UART0	UART6			
V <sub>PP</sub>	Output	Write voltage	VPP	0	0	0			
V <sub>DD</sub>	I/O	V <sub>DD</sub> voltage generation/voltage monitor	VDD, EVDD, AVREF	0	0	0			
GND	-	Ground	Vss, EVss, AVss	0	0	0			
CLK	Output	Clock output to µPD78F0124	X1, X2 <sup>Note</sup>	0	0	0			
/RESET	Output	Reset signal	RESET	0	0	0			
SI/RxD	Input	Receive signal	SO10/TxD0/TxD6	0	0	0			
SO/TxD	Output	Transmit signal	SI10/RxD0/RxD6	0	0	0			
SCK	Output	Transfer clock	SCK10	0	×	×			
H/S	Input	Handshake signal	HS	Δ	Δ	×			

**Note** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

**Remark**  $\bigcirc$ : Be sure to connect the pin.

O: The pin does not have to be connected if the signal is generated on the target board.

×: The pin does not have to be connected.

 $\triangle$ : In handshake mode

#### 25.5 Connection of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be connected as described below.

## 25.5.1 VPP pin

In the normal operation mode, the VPP pin is connected to Vss. In addition, a write voltage of 10.0 V (TYP.) is supplied to the VPP pin in the flash memory programming mode. Connect the pin as follows.

- (1) Connect pull-down resistor R<sub>VPP</sub> = 10 k $\Omega$  to the V<sub>PP</sub> pin.
- (2) Switch the input of the VPP pin to the programmer side by using a jumper on the board or to GND directly.

Dedicated flash programmer connection pin

Pull-down resistor (R<sub>VPP</sub>)

Figure 25-13. Example of Connection of VPP Pin

# 25.5.2 Serial interface pins

The pins used by each serial interface are listed below.

 Serial Interface
 Pins Used

 CSI10
 SO10, SI10, \$\overline{\subsetCK10}\$

 CSI10 + HS
 SO10, SI10, \$\overline{\subsetCK10}\$, HS/P15

 UART0
 TxD0, RxD0

 UART0 + HS
 TxD0, RxD0, HS/P15

 UART6
 TxD6, RxD6


Table 25-5. Pins Used by Each Serial Interface

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

#### (1) Signal collision

If the dedicated flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.

Figure 25-14. Signal Collision (Input Pin of Serial Interface)




In the flash memory programming mode, the signal output by the device collides with the signal sent from the dedicated flash programmer. Therefore, isolate the signal of the other device.


#### (2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.

Figure 25-15. Malfunction of Other Device



If the signal output by the  $\,\mu$ PD78F0124 in the flash memory programming mode affects the other device, isolate the signal of the other device.




If the signal output by the dedicated flash programmer in the flash memory programming mode affects the other device, isolate the signal of the other device.

## 25.5.3 RESET pin

If the reset signal of the dedicated flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash programmer.

Figure 25-16. Signal Collision (RESET Pin)



In the flash memory programming mode, the signal output by the reset signal generator collides with the signal output by the dedicated flash programmer. Therefore, isolate the signal of the reset signal generator.

### 25.5.4 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to VDD or Vss via a resistor.

# 25.5.5 REGC pin

Connect the REGC pin in the same manner as during normal operation.

- μPD78F0124, 78F0124(A): Connect directly to V<sub>DD</sub> or connect to GND via a 1 μF capacitor
- μPD78F0124(A1): Connect directly to VDD

# 25.5.6 Other signal pins

Connect X1 and X2 in the same status as in the normal operation mode when using the on-board clock.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.

## 25.5.7 Power supply

To use the power supply output of the flash programmer, connect the V<sub>DD</sub> pin to V<sub>DD</sub> of the flash programmer, and the Vss pin to Vss of the flash programmer.

To use the on-board power supply, connect in compliance with the normal operation mode.

However, be sure to connect the  $V_{DD}$  and  $V_{SS}$  pins to  $V_{DD}$  and GND of the flash programmer, respectively, because the voltage is monitored by the flash programmer.

Supply the same other power supplies (EVDD, EVss, AVREF, and AVss) as those in the normal operation mode.

# 25.6 Programming Method

# 25.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Start

Flash memory programming mode is set

Selecting communication mode

Manipulate flash memory

Yes

End?

No

Figure 25-17. Flash Memory Manipulation Procedure

# 25.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the  $\mu$ PD78F0124 in the flash memory programming mode. To set the mode, set the VPP pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.





Figure 25-18. Flash Memory Programming Mode



#### 25.6.3 Selecting communication mode

In the  $\mu$ PD78F0124 a communication mode is selected by inputting pulses (up to 11 pulses) to the V<sub>PP</sub> pin after the dedicated flash memory programming mode is entered. These V<sub>PP</sub> pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.

Table 25-6. Communication Modes

Communication Mode		Standa	rd (TYPE) Setting <sup>№</sup>	ote 1		Pins Used	Number
	Port (COMM PORT)	Speed (SIO CLOCK)	On Target (CPU CLOCK)	Frequency (Flashpro Clock)	Multiply Rate (Multiple Rate)		of V <sub>PP</sub> Pulses
3-wire serial I/O (CSI10)	SIO-ch0 (SIO ch-0)	200 kHz to 2 MHz <sup>Note 2</sup>	Arbitrary	2 to 10 MHz	1.0	SO10, SI10, SCK10	0
3-wire serial I/O with handshake supported (CSI10 + HS)	SIO-H/S (SIO ch-3 + handshake)	200 kHz to 2 MHz <sup>Note 2</sup>				SO10, SI10, SCK10, HS/P15	3
UART (UART0)	UART-ch0 (UART ch-0)	4800 to 38400 bps <sup>Notes 2,3</sup>				TxD0, RxD0	8
UART (UART6)	UART-ch1 (UART ch-1)	4800 to 76800 bps <sup>Notes 2,3</sup>				TxD6, RxD6	9
UART with handshake supported (UART0 + HS)	UART-ch3 (UART ch-3)	4800 to 38400 bps <sup>Notes 2,3</sup>				TxD0, RxD0, HS/P15	11

Notes 1. Selection items for Standard settings on Flashpro IV (TYPE settings on Flashpro III).

- 2. The possible setting range differs depending on the voltage. For details, refer to the chapters of electrical specifications.
- **3.** Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.


Caution When UART0 or UART6 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the VPP pulse has been received.

**Remark** Items enclosed in parentheses in the setting item column are the set value and set item when they differ from those of Flashpro IV.

## 25.6.4 Communication commands

The  $\mu$ PD78F0124 communicates with the dedicated flash programmer by using commands. The signals sent from the flash programmer to the  $\mu$ PD78F0124 are called commands, and the commands sent from the  $\mu$ PD78F0124 to the dedicated flash programmer are called response commands.

Figure 25-19. Communication Commands



409

The flash memory control commands of the  $\mu$ PD78F0124 are listed in the table below. All these commands are issued from the programmer and the  $\mu$ PD78F0124 perform processing corresponding to the respective commands.

Table 25-7. Flash Memory Control Commands

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

The  $\mu$ PD78F0124 returns a response command for the command issued by the dedicated flash programmer. The response commands sent from the  $\mu$ PD78F0124 are listed below.

Table 25-8. Response Commands

Command Name	Function
ACK	Acknowledges command/data.
NAK	Acknowledges illegal command/data.

## **CHAPTER 26 INSTRUCTION SET**

This chapter lists each instruction set of the 78K0/KD1 in table form. For details of each operation and operation code, refer to the separate document **78K/0 Series Instructions User's Manual (U12326E)**.

# 26.1 Conventions Used in Operation List

#### 26.1.1 Operand identifiers and specification methods

Operands are written in the "Operand" column of each instruction in accordance with the specification method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more methods, select one of them. Uppercase letters and the symbols #, !, \$ and [] are keywords and must be written as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to write the #, !, \$, and [] symbols.

For operand register identifiers r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for specification.

Table 26-1. Operand Identifiers and Specification Methods

Identifier	Specification Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol <sup>Note</sup>
sfrp	Special function register symbol (16-bit manipulatable register even addresses only) Note
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels
	(Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	0040H to 007FH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark For special function register symbols, refer to Table 3-5 Special Function Register List.

## 26.1.2 Description of operation column

A: A register; 8-bit accumulator

X: X register

B: B register

C: C register

D: D register

E: E register
H: H register

H: H registerL: L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair

DE: DE register pair

HL: HL register pair

PC: Program counter

SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

RBS: Register bank select flag

IE: Interrupt request enable flag

(): Memory contents indicated by address or register contents in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

\( \): Logical product (AND)\( \): Logical sum (OR)

: Inverted data

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

# 26.1.3 Description of flag operation column

(Blank): Not affected 0: Cleared to 0 1: Set to 1

×: Set/cleared according to the result

R: Previously saved value is restored

# 26.2 Operation List

Instruction	Mnemonic	onic Operands	Duton	С	locks	Operation	F	-lag
Group	winemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC C
8-bit data	MOV	r, #byte	2	4	1	$r \leftarrow \text{byte}$		
transfer		saddr, #byte	3	6	7	(saddr) ← byte		
		sfr, #byte	3	-	7	sfr ← byte		
		A, r	1	2	ı	$A \leftarrow r$		
		r, A	1	2	ı	$r \leftarrow A$		
		A, saddr	2	4	5	$A \leftarrow (saddr)$		
		saddr, A	2	4	5	(saddr) ← A		
		A, sfr	2	-	5	A ← sfr		
		sfr, A	2	-	5	sfr ← A		
		A, !addr16	3	8	9	A ← (addr16)		
		!addr16, A	3	8	9	(addr16) ← A		
		PSW, #byte	3	_	7	PSW ← byte	×	××
		A, PSW	2	_	5	$A \leftarrow PSW$		
		PSW, A	2	-	5	$PSW \leftarrow A$	×	××
		A, [DE]	1	4	5	$A \leftarrow (DE)$		
		[DE], A	1	4	5	$(DE) \leftarrow A$		
		A, [HL]	1	4	5	$A \leftarrow (HL)$		
		[HL], A	1	4	5	(HL) ← A		
		A, [HL + byte]	2	8	9	A ← (HL + byte)		
		[HL + byte], A	2	8	9	(HL + byte) ← A		
		A, [HL + B]	1	6	7	$A \leftarrow (HL + B)$		
		[HL + B], A	1	6	7	$(HL + B) \leftarrow A$		
		A, [HL + C]	1	6	7	$A \leftarrow (HL + C)$		
		[HL + C], A	1	6	7	$(HL + C) \leftarrow A$		
	хсн	A, r	1	2		$A \leftrightarrow r$		
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$		
		A, sfr	2	_	6	$A \leftrightarrow sfr$		
		A, !addr16	3	8	10	$A \leftrightarrow (addr16)$		
	A, [DE]	1	4	6	$A \leftrightarrow (DE)$			
		A, [HL]	1	4	6	$A \leftrightarrow (HL)$		
		A, [HL + byte]	2	8	10	$A \leftrightarrow (HL + byte)$		
		A, [HL + B]	2	8	10	$A \leftrightarrow (HL + B)$		
		A, [HL + C]	2	8	10	$A \leftrightarrow (HL + C)$		

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed
- **3.** Except "r = A"

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruction	Mnemonic	Operands	Byte	19	Clocks	Operation	F	-lag
Group	WITCHTOTTO	Орегана	Бук	Note	1 Note 2	Operation	Z	AC CY
16-bit data	MOVW	rp, #word	3	6	_	$rp \leftarrow word$		
transfer		saddrp, #word	4	8	10	$(saddrp) \leftarrow word$		
		sfrp, #word	4	_	10	$sfrp \leftarrow word$		
		AX, saddrp	2	6	8	$AX \leftarrow (saddrp)$		
		saddrp, AX	2	6	8	(saddrp) ← AX		
		AX, sfrp	2	_	8	AX ← sfrp		
		sfrp, AX	2	-	8	$sfrp \leftarrow AX$		
		AX, rp	'3 1	4	-	AX ← rp		
		rp, AX	'3 1	4	-	$rp \leftarrow AX$		
		AX, !addr16	3	10	12	AX ← (addr16)		
		!addr16, AX	3	10	12	(addr16) ← AX		
	XCHW	AX, rp	'3 1	4	-	$AX \leftrightarrow rp$		
8-bit	ADD	A, #byte	2	4	_	A, CY ← A + byte	×	× ×
operation		saddr, #byte	3	6	8	(saddr), $CY \leftarrow (saddr) + byte$	×	× ×
		A, r	2	4	-	$A, CY \leftarrow A + r$	×	× ×
		r, A	2	4	_	$r, CY \leftarrow r + A$	×	× ×
		A, saddr	2	4	5	A, CY ← A + (saddr)	×	× ×
		A, !addr16	3	8	9	A, CY ← A + (addr16)	×	× ×
		A, [HL]	1	4	5	$A, CY \leftarrow A + (HL)$	×	× ×
		A, [HL + byte]	2	8	9	A, CY ← A + (HL + byte)	×	× ×
		A, [HL + B]	2	8	9	$A, CY \leftarrow A + (HL + B)$	×	× ×
		A, [HL + C]	2	8	9	$A, CY \leftarrow A + (HL + C)$	×	× ×
	ADDC	A, #byte	2	4	-	A, CY ← A + byte + CY	×	× ×
		saddr, #byte	3	6	8	(saddr), $CY \leftarrow (saddr) + byte + CY$	×	× ×
		A, r	2	4	_	$A, CY \leftarrow A + r + CY$	×	× ×
		r, A	2	4	-	$r, CY \leftarrow r + A + CY$	×	× ×
		A, saddr	2	4	5	A, CY ← A + (saddr) + CY	×	× ×
		A, !addr16	3	8	9	A, CY ← A + (addr16) + CY	×	× ×
		A, [HL]	1	4	5	$A, CY \leftarrow A + (HL) + CY$	×	× ×
		A, [HL + byte]	2	8	9	A, CY ← A + (HL + byte) + CY	×	× ×
		A, [HL + B]	2	8	9	$A, CY \leftarrow A + (HL + B) + CY$	×	× ×
		A, [HL + C]	2	8	9	$A, CY \leftarrow A + (HL + C) + CY$	×	× ×

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed
- 3. Only when rp = BC, DE or HL
- **4.** Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruction	Mnomonio	Onerende	Bytes	С	locks	Operation	F	-lag
Group	Mnemonic	Operands	bytes	Note 1	Note 2	Operation	Z.	AC CY
8-bit	SUB	A, #byte	2	4	-	A, CY ← A – byte	×	× ×
operation		saddr, #byte	3	6	8	(saddr), CY ← (saddr) – byte	×	× ×
		A, r	2	4	-	$A, CY \leftarrow A - r$	×	× ×
		r, A	2	4	-	$r, CY \leftarrow r - A$	×	× ×
		A, saddr	2	4	5	A, CY ← A − (saddr)	×	× ×
		A, !addr16	3	8	9	A, CY ← A − (addr16)	×	× ×
		A, [HL]	1	4	5	$A, CY \leftarrow A - (HL)$	×	× ×
		A, [HL + byte]	2	8	9	$A, CY \leftarrow A - (HL + byte)$	×	× ×
		A, [HL + B]	2	8	9	$A, CY \leftarrow A - (HL + B)$	×	× ×
		A, [HL + C]	2	8	9	$A, CY \leftarrow A - (HL + C)$	×	× ×
	SUBC	A, #byte	2	4	-	$A, CY \leftarrow A - byte - CY$	×	× ×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) – byte – CY	×	× ×
		A, r	2	4	-	$A, CY \leftarrow A - r - CY$	×	××
		r, A	2	4	-	$r, CY \leftarrow r - A - CY$	×	× ×
		A, saddr	2	4	5	$A, CY \leftarrow A - (saddr) - CY$	×	× ×
		A, !addr16	3	8	9	A, CY ← A − (addr16) − CY	×	× ×
		A, [HL]	1	4	5	$A, CY \leftarrow A - (HL) - CY$	×	××
		A, [HL + byte]	2	8	9	$A, CY \leftarrow A - (HL + byte) - CY$	×	× ×
		A, [HL + B]	2	8	9	$A, CY \leftarrow A - (HL + B) - CY$	×	× ×
		A, [HL + C]	2	8	9	$A, CY \leftarrow A - (HL + C) - CY$	×	××
	AND	A, #byte	2	4	-	A ← A ∧ byte	×	
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \land byte$	×	
		A, r	2	4	-	$A \leftarrow A \wedge r$	×	
		r, A	2	4	-	$r \leftarrow r \wedge A$	×	
		A, saddr	2	4	5	$A \leftarrow A \land (saddr)$	×	
		A, !addr16	3	8	9	$A \leftarrow A \land (addr16)$	×	
		A, [HL]	1	4	5	A ← A ∧ (HL)	×	
		A, [HL + byte]	2	8	9	A ← A ∧ (HL + byte)	×	
		A, [HL + B]	2	8	9	A ← A ∧ (HL + B)	×	
		A, [HL + C]	2	8	9	A ← A ∧ (HL + C)	×	

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed
- **3.** Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	Flag
Group	WITEITIONIC	Operands	Dytes	Note 1	Note 2	Operation	Z AC CY
8-bit	OR	A, #byte	2	4	-	$A \leftarrow A \lor byte$	×
operation		saddr, #byte	3	6	8	(saddr) ← (saddr) ∨ byte	×
		A, r	2	4	-	$A \leftarrow A \lor r$	×
		r, A	2	4	ı	$r \leftarrow r \lor A$	×
		A, saddr	2	4	5	$A \leftarrow A \lor (saddr)$	×
		A, !addr16	3	8	9	$A \leftarrow A \lor (addr16)$	×
		A, [HL]	1	4	5	$A \leftarrow A \lor (HL)$	×
		A, [HL + byte]	2	8	9	$A \leftarrow A \lor (HL + byte)$	×
		A, [HL + B]	2	8	9	$A \leftarrow A \lor (HL + B)$	×
		A, [HL + C]	2	8	9	$A \leftarrow A \lor (HL + C)$	×
	XOR	A, #byte	2	4	-	A ← A <del>∨</del> byte	×
		saddr, #byte	3	6	8	(saddr) ← (saddr) <del>∨</del> byte	×
		A, r	2	4	-	$A \leftarrow A \forall r$	×
		r, A	2	4	ı	$r \leftarrow r \forall A$	×
		A, saddr	2	4	5	$A \leftarrow A \neq (saddr)$	×
		A, !addr16	3	8	9	A ← A <del>▽</del> (addr16)	×
		A, [HL]	1	4	5	$A \leftarrow A \forall (HL)$	×
		A, [HL + byte]	2	8	9	A ← A ₩ (HL + byte)	×
		A, [HL + B]	2	8	9	$A \leftarrow A \forall (HL + B)$	×
		A, [HL + C]	2	8	9	$A \leftarrow A + (HL + C)$	×
	СМР	A, #byte	2	4	-	A – byte	$\times$ $\times$ $\times$
		saddr, #byte	3	6	8	(saddr) – byte	$\times$ $\times$ $\times$
		A, r	2	4	-	A – r	$\times$ $\times$ $\times$
		r, A	2	4		r – A	× × ×
		A, saddr	2	4	5	A – (saddr)	× × ×
		A, !addr16	3	8	9	A – (addr16)	$\times$ $\times$
		A, [HL]	1	4	5	A – (HL)	× × ×
		A, [HL + byte]	2	8	9	A – (HL + byte)	× × ×
		A, [HL + B]	2	8	9	A – (HL + B)	× × ×
		A, [HL + C]	2	8	9	A – (HL + C)	× × ×

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

- 2. When an area except the internal high-speed RAM area is accessed
- **3.** Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruction	N.4	0	District	С	locks	O a sarati a sa		Flag	,
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z	AC	CY
16-bit	ADDW	AX, #word	3	6	_	$AX, CY \leftarrow AX + word$	×	×	×
operation	SUBW	AX, #word	3	6	_	$AX, CY \leftarrow AX - word$	×	×	×
	CMPW	AX, #word	3	6	-	AX – word	×	×	×
Multiply/	MULU	Х	2	16	-	$AX \leftarrow A \times X$			
divide	DIVUW	С	2	25	-	AX (Quotient), C (Remainder) ← AX ÷ C			
Increment/	INC	r	1	2	-	r ← r + 1	×	×	
decrement		saddr	2	4	6	(saddr) ← (saddr) + 1	×	×	
	DEC	r	1	2	-	r ← r – 1	×	×	
		saddr	2	4	6	(saddr) ← (saddr) – 1	×	×	
	INCW	rp	1	4	-	rp ← rp + 1			
	DECW	rp	1	4	-	rp ← rp − 1			
Rotate	ROR	A, 1	1	2	-	(CY, A <sub>7</sub> $\leftarrow$ A <sub>0</sub> , A <sub>m-1</sub> $\leftarrow$ A <sub>m</sub> ) $\times$ 1 time			×
	ROL	A, 1	1	2	ı	(CY, $A_0 \leftarrow A_7$ , $A_{m+1} \leftarrow A_m$ ) × 1 time			×
	RORC	A, 1	1	2	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1 \text{ time}$			×
	ROLC	A, 1	1	2	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$			×
	ROR4	[HL]	2	10	12	$A_{3-0} \leftarrow (HL)_{3-0}, (HL)_{7-4} \leftarrow A_{3-0},$ $(HL)_{3-0} \leftarrow (HL)_{7-4}$			
	ROL4	[HL]	2	10	12	$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0},$ $(HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD	ADJBA		2	4	_	Decimal Adjust Accumulator after Addition	×	×	×
adjustment	ADJBS		2	4	-	Decimal Adjust Accumulator after Subtract	×	×	×
Bit	MOV1	CY, saddr.bit	3	6	7	$CY \leftarrow (saddr.bit)$			×
manipulate		CY, sfr.bit	3	_	7	CY ← sfr.bit			×
		CY, A.bit	2	4	_	CY ← A.bit			×
		CY, PSW.bit	3	-	7	CY ← PSW.bit			×
		CY, [HL].bit	2	6	7	CY ← (HL).bit			×
		saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
		sfr.bit, CY	3	_	8	sfr.bit ← CY			
		A.bit, CY	2	4	_	A.bit ← CY			
		PSW.bit, CY	3	_	8	PSW.bit ← CY	×	×	
		[HL].bit, CY	2	6	8	(HL).bit ← CY			

- Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access
  - 2. When an area except the internal high-speed RAM area is accessed
- Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).
  - **2.** This clock cycle applies to the internal ROM program.

Instruction	Mnomonio	Onerende	Dutos	С	locks	Operation	Flag
Group	Mnemonic	Operands	Bytes	Note 1	Note 2	Operation	Z AC CY
Bit	AND1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \land (saddr.bit)$	×
manipulate		CY, sfr.bit	3	_	7	$CY \leftarrow CY \wedge sfr.bit$	×
		CY, A.bit	2	4	_	$CY \leftarrow CY \wedge A.bit$	×
		CY, PSW.bit	3	_	7	$CY \leftarrow CY \land PSW.bit$	×
	CY, [HL].bit	2	6	7	$CY \leftarrow CY \land (HL).bit$	×	
	OR1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \lor (saddr.bit)$	×
		CY, sfr.bit	3	_	7	$CY \leftarrow CY \lor sfr.bit$	×
	CY, A.bit	2	4	-	$CY \leftarrow CY \lor A.bit$	×	
		CY, PSW.bit	3	_	7	$CY \leftarrow CY \lor PSW.bit$	×
XOR1	CY, [HL].bit	2	6	7	$CY \leftarrow CY \lor (HL).bit$	×	
	CY, saddr.bit	3	6	7	CY ← CY → (saddr.bit)	×	
		CY, sfr.bit	3	_	7	CY ← CY <del>∨</del> sfr.bit	×
		CY, A.bit	2	4	-	CY ← CY <del>∨</del> A.bit	×
		CY, PSW.bit	3	-	7	CY ← CY ₩ PSW.bit	×
		CY, [HL].bit	2	6	7	CY ← CY → (HL).bit	×
	SET1	saddr.bit	2	4	6	(saddr.bit) ← 1	
		sfr.bit	3	-	8	sfr.bit ← 1	
		A.bit	2	4	-	A.bit ← 1	
		PSW.bit	2	-	6	PSW.bit ← 1	$\times$ $\times$ $\times$
		[HL].bit	2	6	8	(HL).bit ← 1	
	CLR1	saddr.bit	2	4	6	(saddr.bit) ← 0	
		sfr.bit	3	-	8	sfr.bit ← 0	
		A.bit	2	4	-	A.bit ← 0	
		PSW.bit	2	-	6	PSW.bit ← 0	$\times$ $\times$ $\times$
		[HL].bit	2	6	8	(HL).bit ← 0	
	SET1	CY	1	2	-	CY ← 1	1
	CLR1	CY	1	2	_	CY ← 0	0
	NOT1	CY	1	2	_	$CY \leftarrow \overline{CY}$	×

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	F	-lag	
Group	WITCHTOTHO	Operando	Dytoo	Note 1	Note 2	Operation	Z	AC C	Y
Call/return	CALL	!addr16	3	7	I	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, $PC \leftarrow addr16$ , $SP \leftarrow SP-2$			
	CALLF	!addr11	2	5	1	$\begin{split} &(SP-1) \leftarrow (PC+2) \text{H, } (SP-2) \leftarrow (PC+2) \text{L,} \\ &PC_{15-11} \leftarrow 00001, \ PC_{10-0} \leftarrow \text{addr11,} \\ &SP \leftarrow SP-2 \end{split}$			
CA	CALLT	[addr5]	1	6	-	$\begin{split} &(SP-1) \leftarrow (PC+1)_{H},  (SP-2) \leftarrow (PC+1)_{L}, \\ &PC_{H} \leftarrow (00000000,  addr5+1), \\ &PC_{L} \leftarrow (00000000,  addr5), \\ &SP \leftarrow SP-2 \end{split}$			
	BRK		1	6	I	$\begin{split} (SP-1) \leftarrow PSW,  (SP-2) \leftarrow (PC+1)_H, \\ (SP-3) \leftarrow (PC+1)_L,  PC_H \leftarrow (003FH), \\ PC_L \leftarrow (003EH),  SP \leftarrow SP-3,  IE \leftarrow 0 \end{split}$			
	RET		1	6	-	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$ $SP \leftarrow SP + 2$			
	RETI		1	6	-	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$ $PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$	R	R F	1
	RETB		1	6	-	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$ $PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$	R	R F	₹
Stack	PUSH	PSW	1	2	-	$(SP - 1) \leftarrow PSW, SP \leftarrow SP - 1$			
manipulate		rp	1	4	-	$(SP - 1) \leftarrow rpH, (SP - 2) \leftarrow rpL,$ $SP \leftarrow SP - 2$			
	POP	PSW	1	2	-	$PSW \leftarrow (SP),SP \leftarrow SP + 1$	R	R F	?
		rp	1	4	-	rpH ← (SP + 1), rpL ← (SP), SP ← SP + 2			
	MOVW	SP, #word	4	-	10	$SP \leftarrow word$			
		SP, AX	2	-	8	$SP \leftarrow AX$			
		AX, SP	2	-	8	$AX \leftarrow SP$			
Unconditional	BR	!addr16	3	6	-	PC ← addr16			
branch		\$addr16	2	6	-	PC ← PC + 2 + jdisp8			
		AX	2	8		$PC_H \leftarrow A, PC_L \leftarrow X$			
Conditional	вс	\$addr16	2	6	_	PC ← PC + 2 + jdisp8 if CY = 1			
branch	BNC	\$addr16	2	6		$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr16	2	6		PC ← PC + 2 + jdisp8 if Z = 1			
	BNZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			

- Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access
  - 2. When an area except the internal high-speed RAM area is accessed
- Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

Instruction	Mnemonic	Operands	Bytes	С	locks	Operation	Flag
Group	winemonic	Operands	bytes	Note 1	Note 2	Operation	Z AC CY
Conditional	ВТ	saddr.bit, \$addr16	3	8	9	PC ← PC + 3 + jdisp8 if (saddr.bit) = 1	
branch		sfr.bit, \$addr16	4	_	11	PC ← PC + 4 + jdisp8 if sfr.bit = 1	
		A.bit, \$addr16	3	8	_	PC ← PC + 3 + jdisp8 if A.bit = 1	
		PSW.bit, \$addr16	3		9	PC ← PC + 3 + jdisp8 if PSW.bit = 1	
		[HL].bit, \$addr16	3	10	11	PC ← PC + 3 + jdisp8 if (HL).bit = 1	
	BF	saddr.bit, \$addr16	4	10	11	PC ← PC + 4 + jdisp8 if (saddr.bit) = 0	
		sfr.bit, \$addr16	4	-	11	PC ← PC + 4 + jdisp8 if sfr.bit = 0	
		A.bit, \$addr16	3	8		$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$	
		PSW.bit, \$addr16	4	_	11	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$	
		[HL].bit, \$addr16	3	10	11	$PC \leftarrow PC + 3 + jdisp8 if (HL).bit = 0$	
	BTCLR	saddr.bit, \$addr16	4	10	12	PC ← PC + 4 + jdisp8 if (saddr.bit) = 1	
						then reset (saddr.bit)	
		sfr.bit, \$addr16	4	-	12	PC ← PC + 4 + jdisp8 if sfr.bit = 1	
						then reset sfr.bit	
		A.bit, \$addr16	3	8	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$	
						then reset A.bit	
		PSW.bit, \$addr16	4	_	12	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	× × ×
		[HL].bit, \$addr16	3	10	12	PC ← PC + 3 + jdisp8 if (HL).bit = 1	
		[i i L].bit, waddi i o	3	10	12	then reset (HL).bit	
	DBNZ	B, \$addr16	2	6	_	$B \leftarrow B - 1$ , then	
						PC ← PC + 2 + jdisp8 if B ≠ 0	
		C, \$addr16	2	6	_	$C \leftarrow C -1$ , then	
						$PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$	
		saddr, \$addr16	3	8	10	$(saddr) \leftarrow (saddr) - 1$ , then	
						$PC \leftarrow PC + 3 + \text{jdisp8 if (saddr)} \neq 0$	
CPU	SEL	RBn	2	4	_	RBS1, 0 ← n	
control	NOP		1	2	_	No Operation	
	EI		2	_	6	IE ← 1 (Enable Interrupt)	
	DI		2	-	6	IE ← 0 (Disable Interrupt)	
	HALT		2	6	_	Set HALT Mode	
	STOP		2	6	-	Set STOP Mode	

- Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access
  - 2. When an area except the internal high-speed RAM area is accessed
- Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

# 26.3 Instructions Listed by Addressing Type

# (1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand First Operand	#byte	А	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte] [HL+B] [HL+C]		1	None
A	ADD ADDC SUB SUBC AND OR XOR		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except r = A

# (2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
First Operand								
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

# (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand First Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СҮ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

# (4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand First Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

# (5) Other instructions


ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

# \* CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS) (EXPANDED-SPECIFICATION PRODUCTS)

Target products (expanded-specification products): Products with rank Note E or after

- $\mu$ PD780121, 780122, 780123, 780124, 780121(A), 780122(A), 780123(A), and 780124(A) for which orders were received at the end of May 2004 or thereafter
- μPD78F0124 and 78F0124(A) for which orders were received at the end of August 2004 or thereafter

Note The rank is indicated by the 5th digit from the left in the 3rd column (lot number) marked on the package.



# Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ ) (1/2)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +6.5	V
	EV <sub>DD</sub>			-0.3 to +6.5	V
	REGC			-0.3 to +6.5	V
	Vss			-0.3 to +0.3	V
	EVss			-0.3 to +0.3	V
	AVREF			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	AVss			-0.3 to +0.3	V
	V <sub>PP</sub>	μPD78F01	24, 78F0124(A) only, <b>Note 2</b>	-0.3 to +10.5	V
Input voltage V <sub>11</sub>		to P33, P6	3, P10 to P17, P20 to P27, P30 60, P61, P70 to P77, P120, X2, XT1, XT2, RESET	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	V <sub>12</sub>	P62, P63	N-ch open drain	-0.3 to +13	V
			On-chip pull-up resistor	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vıs		n programming mode 124, 78F0124(A) only)	-0.3 to +10.5	V
Output voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Analog input voltage	Van			AVss - 0.3 to AVREF + 0.3 <sup>Note 1</sup> and -0.3 to VDD + 0.3 <sup>Note 1</sup>	V
Output current, high	Іон	Per pin		-10	mA
			P00 to P03, P10 to P14, P70 to P77	-30	mA
			P15 to P17, P30 to P33, P120, P130, P140	-30	mA

**Note 1.** Must be 6.5 V or lower. (See **Note 2** on the next page.)

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	loг	Per pin	P00 to P03, P10 to P17, P30 to P33, P70 to P77, P120, P130, P140	20	mA
			P60 to P63	30	mA
		Total of	P00 to P03, P10 to P14, P70 to P77	35	mA
		all pins 70 mA	P15 to P17, P30 to P33, P60 to P63, P120, P130, P140	35	mA
Operating ambient	TA	In norma	l operation mode	-40 to +85	°C
temperature		In flash r	nemory programming mode	−10 to +85	
Storage temperature	Tstg	l '	121, 780122, 780123, 780124, A), 780122(A), 780123(A), 780124(A)	-65 to +150	°C
		μPD78F0	0124, 78F0124(A)	-40 to +125	


**Note 2.** Make sure that the following conditions of the V<sub>PP</sub> voltage application timing are satisfied when the flash memory is written.

# • When supply voltage rises

VPP must exceed VDD 10  $\mu$ s or more after VDD has reached the lower-limit value (2.5 V) of the operating voltage range (15  $\mu$ s if the supply voltage is dropped by the regulator) (see a in the figure below).

# • When supply voltage drops

 $V_{DD}$  must be lowered 10  $\mu$ s or more after  $V_{PP}$  falls below the lower-limit value (2.5 V) of the operating voltage range of  $V_{DD}$  (see b in the figure below).



Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

#### **X1 Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Cond	litions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	V <sub>SS</sub> X1 X2	Oscillation frequency (fxp) <sup>Note 1</sup>	When a capacitor is connected to the REGC pin <sup>Note 2</sup>	$4.0~V \leq V_{DD} \leq 5.5~V$	2.0		8.38	MHz
	C1= C2=		When the REGC	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		12	MHz
			pin is connected directly to VDD	$3.5~V \leq V_{DD} < 4.0~V$	2.0		10	
	<i>m</i>		directly to Vbb	$3.0~V \leq V_{DD} < 3.5~V$	2.0		8.38	
				$2.5~V \leq V_{DD} < 3.0~V$	2.0		5.0	
Crystal resonator	V <sub>SS</sub> X1 X2	Oscillation frequency (fxp) <sup>Note 1</sup>	When a capacitor is connected to the REGC pin <sup>Note 2</sup>	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		8.38	MHz
	C1= C2=		When the REGC pin is connected	$4.0~V \leq V_{DD} \leq 5.5~V$	2.0		12	MHz
				$3.5~V \leq V_{DD} < 4.0~V$	2.0		10	
	<i>m</i>		directly to VDD	$3.0~V \leq V_{\text{DD}} < 3.5~V$	2.0		8.38	
				$2.5~V \leq V_{\text{DD}} < 3.0~V$	2.0		5.0	
External		X1 input frequency	$4.0~V \leq V_{DD} \leq 5.5~V$		2.0		12	MHz
clock <sup>Note 3</sup>		(fxp) <sup>Note 1</sup>	$3.5 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$		2.0		10	
	X1 X2		$3.0 \text{ V} \leq \text{V}_{DD} < 3.5 \text{ V}$		2.0		8.38	
			$2.5 \text{ V} \leq \text{V}_{DD} < 3.0 \text{ V}$		2.0		5.0	
		X1 input high-/low-	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		38		500	ns
	$\vdash$	level width (txph,	3.5 V ≤ V <sub>DD</sub> < 4.0 V		46		500	
		txpl)	3.0 V ≤ V <sub>DD</sub> < 3.5 V	56		500		
			2.5 V ≤ V <sub>DD</sub> < 3.0 V		96		500	

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - **2.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
  - 3. Connect the REGC pin directly to VDD.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - · Do not cross the wiring with the other signal lines.
  - . Do not route the wiring near a signal line through which a high fluctuating current flows.
  - . Always make the ground point of the oscillator capacitor the same potential as Vss.
  - . Do not ground the capacitor to a ground pattern through which a high current flows.
  - · Do not fetch signals from the oscillator.
  - 2. Since the CPU is started by the internal oscillation clock after reset is released, check the oscillation stabilization time of the X1 input clock using the oscillation stabilization time counter status register (OSTC). Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

#### **Internal Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Internal oscillator	Oscillation frequency (fR)		120	240	480	kHz

#### **Subsystem Clock Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1	Oscillation frequency (fxr) <sup>Note</sup>		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxr) <sup>Note</sup>		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - . Do not fetch signals from the oscillator.
  - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## **Recommended Oscillator Constants**

Caution For the resonator selection of the  $\mu$ PD780121(A), 780122(A), 780123(A), 780124(A), and 78F0124(A) and oscillator constants, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## (a) $\mu$ PD780121, 780122, 780123, 780124

X1 oscillation: Ceramic resonator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Manufacturer	Part Number	SMD/	Frequency		mended	Os	cillation V	oltage Rai	nge
		Lead	(MHz)	Circuit	constants	Is Conn	apacitor ected to Pin <sup>Note</sup>	Conn	Pin Is ected to VDD
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	MIN. (V)	MAX. (V)
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	4.0	5.5	2.5	5.5
	CSTCR4M00G55-R0	SMD	4.00	Internal	Internal				
	CSTCR4M00G55095-R0	ĺ		(39)	(39)				
	CSTLS4M00G56-B0	Lead	1	Internal	Internal				
	CSTLS4M00G56U-B0			(47)	(47)				
	CSTCR4M19G55-R0	SMD	4.194	Internal	Internal	1			
	CSTCR4M19G55095-R0			(39)	(39)				
	CSTLS4M19G56-B0	Lead		Internal (47) Internal (15) Internal (15)	Internal				
	CSTLS4M19G56U-B0				(47)				
(	CSTCR4M91G53-R0	SMD	4.915		Internal	1			
	CSTCR4M91G53095-R0				(15)				
	CSTLS4M91G53-B0	Lead			Internal	1			
	CSTLS4M91G53U-B0				(15)				
	CSTCR5M00G53-R0	SMD		Internal (15)	Internal				
	CSTCR5M00G53095-R0				(15)				
	CSTLS5M00G53-B0	Lead		Internal	Internal				
	CSTLS5M00G53U-B0	İ		(15)	(15)				
	CSTCR6M00G53-R0	SMD	6.00	Internal	Internal				
	CSTCR6M00G53095-R0			(15)	(15)				
	CSTLS6M00G53-B0	Lead		Internal	Internal				
	CSTLS6M00G53U-B0	İ		(15)	(15)				
	CSTCE8M00G52-R0	SMD	8.00	Internal (10)	Internal (10)				
	CSTLS8M00G53-B0	Lead	1	Internal	Internal				
	CSTLS8M00G53U-B0	İ		(15)	(15)				
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	_	_		
	CSTLS10M0G53-B0	Lead	1	Internal	Internal	1			
	CSTLS10M0G53U-B0	1		(15)	(15)				
	CSTCE12M0G52-R0	SMD	12.0	Internal (10)	Internal (10)				

**Note** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

# (b) $\mu$ PD78F0124

X1 oscillation: Ceramic resonator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Part Number	SMD/	Frequency			Ose	cillation Vo	oltage Rai	nge
	Lead	(MHz)	Circuit C	constants	Is Conn	ected to	Conn	ected
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	MIN. (V)	MAX. (V)
CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	4.0	5.5	2.5	5.5
CSTCR4M00G55-R0	SMD	4.00	Internal	Internal	İ			
CSTCR4M00G55095-R0			(39)	(39)				
CSTLS4M00G56-B0	Lead		Internal	Internal				
CSTLS4M00G56U-B0			(47)	(47)				
CSTCR4M19G55-R0	SMD	4.194	Internal	Internal				
CSTCR4M19G55095-R0			(39)	(39)				
CSTLS4M19G56-B0	Lead		Internal	Internal				
CSTLS4M19G56U-B0			(47)	(47)				
CSTCR4M91G53-R0	SMD	4.915	Internal (15)	Internal (15)				
CSTCR4M91G55095-R0			Internal (39)	Internal (39)				
CSTLS4M91G53-B0	Lead		Internal (15)	Internal (15)				
CSTLS4M91G56U-B0			Internal (47)	Internal (47)				
CSTCR5M00G53-R0	SMD	5.00	Internal (15)	Internal	] ]			
CSTCR5M00G53095-R0				(15)				
CSTLS5M00G53-B0	Lead			Internal				
CSTLS5M00G53U-B0			(15)	(15)				
CSTCR6M00G53-R0	SMD	6.00	Internal	Internal				
CSTCR6M00G55095-R0			(15)	(15)				
CSTLS6M00G53-B0	Lead		Internal	Internal				
CSTLS6M00G53U-B0			(15)	(15)				
CSTCE8M00G52-R0	SMD	8.00	Internal (10)	Internal (10)				
CSTLS8M00G53-B0	Lead		Internal	Internal	İ			
CSTLS8M00G53U-B0	1		(15)	(15)				
CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	_	_		
CSTLS10M0G53-B0	Lead		Internal	Internal	Ì			
CSTLS10M0G53U-B0	1		(15)	(15)				
CSTCE12M0G52-R0	SMD	12.0	Internal (10)	Internal (10)				
	CSTCC2M00G56-R0  CSTCR4M00G55-R0  CSTCR4M00G55095-R0  CSTLS4M00G56-B0  CSTLS4M00G56-B0  CSTLS4M19G55-R0  CSTCR4M19G55-R0  CSTCR4M19G56-B0  CSTLS4M19G56-B0  CSTLS4M19G56-B0  CSTLS4M19G56-B0  CSTCR4M91G53-R0  CSTCR4M91G53-R0  CSTCR4M91G53-B0  CSTLS4M91G53-B0  CSTLS4M91G56U-B0  CSTLS4M91G53-B0  CSTCR5M00G53-R0  CSTCR5M00G53-B0  CSTLS5M00G53-B0  CSTCR6M00G53-B0  CSTLS6M00G53-B0  CSTLS6M00G53-B0  CSTLS6M00G53-B0  CSTLS6M00G53-B0  CSTLS6M00G53-B0  CSTLS6M00G53-B0  CSTLS8M00G53-B0  CSTLS10M0G53-B0  CSTLS10M0G53-B0	CSTCC2M00G56-R0         SMD           CSTCR4M00G55-R0         SMD           CSTCR4M00G55095-R0         SMD           CSTLS4M00G56-B0         Lead           CSTLS4M00G56-B0         Lead           CSTCR4M19G55-R0         SMD           CSTCR4M19G55095-R0         CSTLS4M19G56-B0           CSTLS4M19G56-B0         Lead           CSTCR4M91G53-R0         SMD           CSTCR4M91G53-B0         Lead           CSTLS4M91G56U-B0         SMD           CSTLS4M91G56U-B0         Lead           CSTLS4M91G56U-B0         SMD           CSTCR5M00G53-R0         SMD           CSTCR5M00G53-B0         Lead           CSTLS5M00G53-B0         SMD           CSTCR6M00G53-B0         Lead           CSTLS6M00G53-B0         Lead           CSTLS6M00G53-B0         SMD           CSTLS8M00G53-B0         SMD           CSTLS8M00G53-B0         SMD           CSTLS8M00G53-B0         SMD           CSTLS8M00G53-B0         SMD           CSTLS10M0G53-B0         Lead           CSTLS10M0G53-B0         Lead           CSTLS10M0G53-B0         Lead	CSTCC2M00G56-R0         SMD         2.00           CSTCR4M00G55-R0         SMD         4.00           CSTCR4M00G55095-R0         CSTLS4M00G56-B0         Lead           CSTLS4M00G56-B0         Lead         CSTCR4M19G55-R0           CSTCR4M19G55095-R0         SMD         4.194           CSTLS4M19G56-B0         Lead         CSTLS4M19G56-B0           CSTLS4M19G56-B0         Lead         CSTCR4M91G53-R0           CSTCR4M91G53-R0         SMD         4.915           CSTCR4M91G56U-B0         Lead         CSTLS4M91G56U-B0           CSTLS4M91G56U-B0         Lead         CSTCR5M00G53-R0           CSTLS5M00G53-B0         Lead         CSTLS5M00G53-B0           CSTLS5M00G53-B0         Lead         CSTCR6M00G53-B0           CSTLS6M00G53-B0         Lead         CSTLS6M00G53-B0           CSTLS8M00G53-B0         Lead         CSTLS8M00G53-B0           CSTLS8M00G53-B0         Lead         CSTLS8M00G53-B0           CSTCE10M0G52-R0         SMD         10.0           CSTLS10M0G53-B0         Lead         CSTLS10M0G53-B0           CSTLS10M0G53-B0         Lead         CSTLS10M0G53-B0	Lead	Lead	Lead	Lead	Lead

**Note** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

# DC Characteristics (1/4)

# $(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, \ 2.5 \ \text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \ 2.5 \ \text{V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \ \text{V})$

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin	Per pin $4.0 \text{ V} \leq \text{V}_{DD}$				-5	mA
		Total of P00 to P03, P10 to P14, P70 to P77		$4.0~V \leq V_{DD} \leq 5.5~V$			-25	mA
		Total of P15 to P17, P30 to P33, P120, P130, P140		$4.0~V \leq V_{DD} \leq 5.5~V$			-25	mA
		Total of all pins		$2.5~V \leq V_{DD} < 4.0~V$			-10	mA
Output current, low	loL	Per pin for P00 to P03, P10 to P17, P30 to P33, P70 to P77, P120, P130, P140		$4.0~V \le V_{DD} \le 5.5~V$			10	mA
		Per pin	for P60 to P63	$4.0~V \leq V_{DD} \leq 5.5~V$			15	mA
		Total of P00 to P03, P10 to P14, P70 to P77		$4.0~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			30	mA
		Total of P15 to P17, P30 to P33, P60 to P63, P120, P130, P140		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V			30	mA
		Total of all pins		$2.5 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			10	mA
Input voltage, high	V <sub>IH1</sub>	P12, P13, P15		$2.7~V \leq V_{DD} \leq 5.5~V$	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
				$2.5 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P03, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140, RESET		$2.7~V \leq V_{DD} \leq 5.5~V$	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
				2.5 V ≤ V <sub>DD</sub> < 2.7 V	0.85V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	P20 to P27 <sup>Note</sup>		$2.7~V \leq V_{DD} \leq 5.5~V$	0.7AVREF		AVREF	V
				2.5 V ≤ V <sub>DD</sub> < 2.7 V	0.8AVREF		AVREF	V
	V <sub>IH4</sub>	P60, P61		$2.7~V \leq V_{DD} \leq 5.5~V$	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
				2.5 V ≤ V <sub>DD</sub> < 2.7 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH5</sub>	P62, P63	N-ch open drain On-chip pull-up resistor	$2.7~V \leq V_{DD} \leq 5.5~V$	0.7V <sub>DD</sub>		12	V
				$2.5 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.8V <sub>DD</sub>		12	V
				$2.7~V \leq V_{DD} \leq 5.5~V$	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
				$2.5 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH6</sub>	X1, X2, XT1, XT2		$2.7~V \leq V_{DD} \leq 5.5~V$	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
				$2.5 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	V <sub>DD</sub> - 0.2		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	P12, P13, P15		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0		0.3V <sub>DD</sub>	V
				$2.5 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0		0.2V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P03, P10, P11,		$2.7~V \leq V_{DD} \leq 5.5~V$	0		0.2V <sub>DD</sub>	V
			6, P17, P30 to 0 to P77, P120, ESET	2.5 V ≤ V <sub>DD</sub> < 2.7 V	0		0.15V <sub>DD</sub>	V
	VIL3	P20 to P27 <sup>Note</sup>		$2.7~V \leq V_{DD} \leq 5.5~V$	0		0.3AVREF	V
				$2.5 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0		0.2AVREF	V
	VIL4	P60, P61		$2.7~V \leq V_{DD} \leq 5.5~V$	0		0.3V <sub>DD</sub>	٧
				$2.5 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0		0.2V <sub>DD</sub>	٧
	V <sub>IL5</sub>	P62, P63		$2.7~V \leq V_{DD} \leq 5.5~V$	0		0.3V <sub>DD</sub>	٧
				$2.5 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0		0.2V <sub>DD</sub>	٧
	V <sub>IL6</sub>	X1, X2, XT1, XT2		$2.7~V \leq V_{DD} \leq 5.5~V$	0		0.4	V
				2.5 V ≤ V <sub>DD</sub> < 2.7 V	0		0.2	V

**Note** When used as digital input ports, set  $AV_{REF} = V_{DD}$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## DC Characteristics (2/4)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AV}_{REF} \le V_{DD}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон			$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -5 \text{ mA}$	V <sub>DD</sub> - 1.0			٧
		to P33, P120, P130, P140 lон = -5 mA lон = -25 mA		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $l_{OH} = -5 \text{ mA}$	V <sub>DD</sub> - 1.0			٧
				$2.5 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	$V_{\text{DD}}-0.5$			V
Output voltage, low	V <sub>OL1</sub>	Total of P00 to P03, P10 to P14, P70 to P77 lo <sub>L</sub> = 30 mA		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{IoL} = 10 \text{ mA}$			1.3	V
		Total of P15 to P17, P30 to P33, P60 to P63, P120, P130, P140 lo <sub>L</sub> = 30 mA		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{IoL} = 10 \text{ mA}$			1.3	<
		IoL = 400 μA		$2.5 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			0.4	V
	V <sub>OL2</sub>	P60 to P63 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OL</sub> = 15 mA		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{IoL} = 15 \text{ mA}$			2.0	V
Input leakage current, high	Ішн1	VI = VDD	P00 to P03, P10 to P17, P30 to P33, P60, P61, P70 to P77, P120, P140, RESET				3	μΑ
		Vi = AVREF	P20 to P27				3	μΑ
	I <sub>LIH2</sub>	$V_{\text{I}} = V_{\text{DD}}$	X1, X2 <sup>Note 1</sup> , XT1, XT2 <sup>Note 1</sup>				20	μΑ
	Інз	Vı = 12 V	P62, P63 (N-ch open drain)				3	μΑ
Input leakage current, low	ILIL1	P27, P30 to		10 to P17, P20 to 33, P60, P61, P70 to 40, RESET			-3	μΑ
	ILIL2		X1, X2 <sup>Note 1</sup> , XT	1, XT2 <sup>Note 1</sup>			-20	μΑ
	ILIL3		P62, P63 (N-c	h open drain)			-3 <sup>Note 2</sup>	μΑ
Output leakage current, high	Ісон	Vo = V <sub>DD</sub>					3	μΑ
Output leakage current, low	ILOL	Vo = 0 V					-3	μΑ
Pull-up resistance value	R∟	V <sub>I</sub> = 0 V			10	30	100	kΩ
V <sub>PP</sub> supply voltage (μPD78F0124, 78F0124(A) only)	V <sub>PP1</sub>	In normal operation mode			0		0.2V <sub>DD</sub>	V

Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.

2. If there is no on-chip pull-up resistor for P62 and P63 (specified by a mask option) and if port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to  $-45 \mu$ A flows during only one cycle. At all other times, the maximum leakage current is  $-3 \mu$ A.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

# DC Characteristics (3/4): μPD78F0124, 78F0124(A)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$

Parameter	Symbol		Conditions				MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	X1 crystal	fxp = 12 MHz	When A/D converter is stopped		14.8	25.8	mA
		oscillation operating mode <sup>Note 2</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes}}$	When A/D converter is operating <sup>Note 9</sup>		15.8	27.8	mA
			fxp = 10 MHz	When A/D converter is stopped		12.3	21.5	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes}}$	When A/D converter is operating <sup>Note 9</sup>		13.3	23.5	mA
			fxp = 8.38 MHz	When A/D converter is stopped		7.4	12.9	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Notes}}$	When A/D converter is operating Note 9		8.4	14.9	mA
			fxp = 5 MHz	When A/D converter is stopped		4.2	7.0	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note}}$	When A/D converter is operating <sup>Note 9</sup>		4.8	8.2	mA
	I <sub>DD2</sub>	X1 crystal	fxp = 12 MHz	When peripheral functions are stopped		1.8	3.6	mA
		oscillation HALT	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note}}$	When peripheral functions are operating	ı		8.1	mA
		mode	fxp = 10 MHz	When peripheral functions are stopped		1.5	3.0	mA
			$V_{\text{DD}} = 5.0~V~\pm 10\%^{\text{Note}}$	When peripheral functions are operating	ı		6.9	mA
			$f_{XP} = 8.38 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 8}}$	When peripheral functions are stopped		0.76	1.52	mA
				When peripheral functions are operating	ı		4.83	mA
			fxp = 5 MHz	When peripheral functions are stopped		0.36	0.72	mA
			$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%^{\text{Note}}$	When peripheral functions are operating	ı		1.9	mA
	I <sub>DD3</sub>	Internal oscillation operating mode <sup>Note 4</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.4	1.6	mA
IDD			$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$			0.32	1.24	mA
	I <sub>DD4</sub>	Internal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.19	0.76	mA
		HALT mode <sup>Note 4</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			0.16	0.64	mA
IDDE	I <sub>DD5</sub>	32.768 kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$			100	200	μΑ
		crystal oscillation operating mode <sup>Notes 4, 6</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			83	166	μΑ
	I <sub>DD6</sub>	IDD6 32.768 kHz crysta	$V_{DD} = 5.0 \text{ V} \pm 10\%$			20	40	μΑ
		oscillation HALT mode Notes 4, 6	$V_{DD} = 3.0 \text{ V} \pm 10\%$			6	12	μΑ
	I <sub>DD7</sub>	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.1	30	μΑ
				POC: OFF, Internal oscillator: ON		14	58	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	35.5	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		17.5	63.5	μΑ
			V <sub>DD</sub> = 3.0 V ±10%	POC: OFF, Internal oscillator: OFF		0.05	10	μΑ
				POC: OFF, Internal oscillator: ON		7.5	25	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	15.5	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		11	30.5	μΑ

**Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).

- 2. IDD1 includes peripheral operation current.
- 3. When PCC = 00H.
- 4. When X1 oscillator is stopped.
- **5.** Including when LVIE (bit 4 of LVIM) = 1 in the  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), and 78F0124M2(A).
- **6.** When the  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), and 78F0124M2(A) (including LVIE = 0) are selected and the internal oscillator is stopped. Peripheral operation current is not included.
- 7. When the REGC pin is connected directly to VDD.
- **8.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
- **9.** Including the current that flows through the AV<sub>REF</sub> pin.

# DC Characteristics (4/4): $\mu$ PD780121, 780122, 780123, 780124, 780121(A), 780122(A), 780123(A), 780124(A) (T<sub>A</sub> = -40 to +85°C, 2.5 V $\leq$ V<sub>DD</sub> = EV<sub>DD</sub> $\leq$ 5.5 V, 2.5 V $\leq$ AV<sub>REF</sub> $\leq$ V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol		Condi	tions	MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	X1 crystal	fxp = 12 MHz	When A/D converter is stopped		7.6	14.7	mA
current <sup>Note 1</sup>		oscillation operating	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating <sup>Note 9</sup>		8.6	16.7	mA
		mode <sup>Note 2</sup>	fxp = 10 MHz	When A/D converter is stopped		6.3	12.2	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating <sup>Note 9</sup>		7.3	14.2	mA
			fxp = 8.38 MHz	When A/D converter is stopped		3.5	7.3	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating <sup>Note 9</sup>		4.5	9.3	mA
			fxp = 5 MHz	When A/D converter is stopped		1.9	3.4	mA
	L Wasseld		$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating <sup>Note 9</sup>		2.5	4.6	mA
	I <sub>DD2</sub>	X1 crystal	fxp = 12 MHz	When peripheral functions are stopped		1.6	3.2	mA
		oscillation HALT	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When peripheral functions are operating	3		6.8	mA
		mode	fxp = 10 MHz	When peripheral functions are stopped		1.4	2.8	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When peripheral functions are operating	3		5.9	mA
			fxp = 8.38 MHz	When peripheral functions are stopped		0.67	1.34	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When peripheral functions are operating	9		4.0	mA
			fxp = 5 MHz	When peripheral functions are stopped		0.29	0.58	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Not}}$	When peripheral functions are operating	g		1.7	mA
	I <sub>DD3</sub>	Internal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.22	0.88	mA
		operating mode <sup>Note 4</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			0.13	0.52	mA
	I <sub>DD4</sub>	Internal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%$			60	240	μΑ
		HALT mode <sup>Note 4</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			33	132	μΑ
	I <sub>DD5</sub>	32.768 kHz crystal	$V_{DD} = 5.0 \text{ V} \pm 10\%$			31	62	μΑ
		oscillation operating mode <sup>Notes 4, 6</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			13	26	μΑ
	I <sub>DD6</sub>	32.768 kHz crystal	$V_{DD} = 5.0 \text{ V} \pm 10\%$			20	40	μΑ
		oscillation HALT mode <sup>Notes 4, 6</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			6	12	μΑ
	I <sub>DD7</sub>	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.1	30	μΑ
				POC: OFF, Internal oscillator: ON		14	58	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	35.5	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		17.5	63.5	μΑ
			$V_{DD} = 3.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.05	10	μΑ
				POC: OFF, Internal oscillator: ON		7.5	25	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	15.5	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		11	30.5	μΑ

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
  - 2. IDD1 includes peripheral operation current.
  - 3. When PCC = 00H.
  - 4. When X1 oscillator is stopped.
  - 5. Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
  - **6.** When POC-OFF (including LVIE = 0) is selected by a mask option and the internal oscillator is stopped. Peripheral operation current is not included.
  - 7. When the REGC pin is connected directly to VDD.
  - **8.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
  - **9.** Including the current that flows through the AVREF pin.

#### **AC Characteristics**

## (1) Basic operation

(Ta = -40 to +85°C, 2.5 V  $\leq$  Vdd = EVdd  $\leq$  5.5 V, 2.5 V  $\leq$  AVREF  $\leq$  Vdd, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Conditions				TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main	X1	Note 1	$4.0~V \leq V_{DD} \leq 5.5~V$	0.238		16	μs
instruction execution time)		system	input	Note 2	$4.0~V \leq V_{DD} \leq 5.5~V$	0.166		16	μs
		clock operation	clock		$3.5~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$	0.2		16	μs
		operation			$3.0~V \leq V_{DD} < 3.5~V^{Note~3}$	0.238		16	μs
					$2.5~V \leq V_{DD} < 3.0~V^{\text{Note 3}}$	0.4		16	μs
			Interna	al oscillati	on clock	4.17	8.33	33.3	μs
		Subsystem	n clock o	peration		114	122	125	μs
TI000, TI010 input high-level width, low-level width	tтіно, tтіLo	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 \	/		2/f <sub>sam</sub> + 0.1 Note 4			μs
		2.7 V ≤ V <sub>DI</sub>	$2.7~V \leq V_{DD} < 4.0~V$			2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup>			μs
		2.5 V ≤ V <sub>DI</sub>	o < 2.7 \	/		2/f <sub>sam</sub> + 0.5 <sup>Note 4</sup>			μs
TI50, TI51 input frequency	f <sub>TI5</sub>	4.0 V ≤ V <sub>DI</sub>	D ≤ 5.5 \	/				10	MHz
		2.7 V ≤ V <sub>DI</sub>	o < 4.0 \	/				5	MHz
		2.5 V ≤ V <sub>DI</sub>	o < 2.7 \	/				2.5	MHz
TI50, TI51 input high-level width,	<b>t</b> тін5,	4.0 V ≤ V <sub>DI</sub>	o ≤ <b>5.5</b> \	/		50			ns
low-level width	<b>t</b> TIL5	2.7 V ≤ V <sub>DI</sub>	o < 4.0 \	/		100			ns
		2.5 V ≤ V <sub>DI</sub>	o < 2.7 \	/		200			ns
Interrupt input high-level width,	tinth,	2.7 V ≤ V <sub>DI</sub>	o ≤ <b>5.5</b> \	/		1			μs
low-level width	tintl	2.5 V ≤ V <sub>DI</sub>	o < 2.7 \	/		2			μs
Key return input low-level width	<b>t</b> kr	4.0 V ≤ V <sub>DI</sub>	o ≤ <b>5.5</b> \	/		50			ns
		2.7 V ≤ V <sub>DI</sub>	o < 4.0 \	/		100			ns
		2.5 V ≤ V <sub>DI</sub>	o < 2.7 \	/		200			ns
RESET low-level width	trsl	2.7 V ≤ V <sub>DI</sub>	D ≤ 5.5 \	/		10			μs
		2.5 V ≤ V <sub>DI</sub>	o < 2.7 \	/		20			μs


- **Notes 1.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
  - 2. When the REGC pin is connected directly to VDD.
  - 3. The following characteristics are applied when P62 or P63 input is read at  $V_{DD}$  lower than 3.5 V.

Parameter	Symbol		Со	nditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main system	X1 input	Note 2	$3.3~V \leq V_{DD} < 3.5~V$	0.238		16	μs
instruction execution time)		clock	clock		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}$	0.4		16	μs
		operation			$2.5~V \leq V_{DD} < 2.7~V$	0.8		16	μs


**4.** Selection of  $f_{sam} = f_{XP}$ ,  $f_{XP}/4$ , or  $f_{XP}/256$  is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock,  $f_{sam} = f_{XP}$ .

## Tcy vs. Vdd (X1 Input Clock Operation)

## (a) When REGC pin is connected to Vss via capacitor (1 $\mu$ F: recommended)



## (b) When REGC pin is connected directly to $V_{\text{DD}}$



#### (2) Serial interface

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

#### (a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

#### (b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

## (c) 3-wire serial I/O mode (master mode, SCK10... internal clock output)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy1	$4.0~V \leq V_{DD} \leq 5.5$	V	200			ns
		$3.3 \text{ V} \le \text{V}_{DD} < 4.0$	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$				ns
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3$	V	400			ns
		$2.5~V \leq V_{DD} < 2.7$	V	800			ns
SCK10 high-/low-level width	<b>t</b> кн1,	$2.7~V \leq V_{DD} \leq 5.5$	V	tkcy1/2 - 10			ns
	t <sub>KL1</sub>	$2.5~V \leq V_{\text{DD}} < 2.7$	tkcy1/2 - 50			ns	
SI10 setup time (to SCK10↑)	tsıĸı	$2.7~V \leq V_{DD} \leq 5.5$	V	30			ns
		$2.5~V \leq V_{DD} < 2.7$	V	70			ns
SI10 hold time (from SCK10↑)	tksi1	$2.7~V \leq V_{DD} \leq 5.5$	V	30			ns
		2.5 V ≤ V <sub>DD</sub> < 2.7 V		70			ns
Delay time from SCK10↓ to	tkso1	C = 100 pF <sup>Note</sup>	$2.7~V \leq V_{DD} \leq 5.5~V$			30	ns
SO10 output			$2.5~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$		·	120	ns


Note C is the load capacitance of the SCK10 and SO10 output lines.

## (d) 3-wire serial I/O mode (slave mode, SCK10... external clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	400			ns
		$2.5~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	800			ns
SCK10 high-/low-level width	<b>t</b> кн2,		tkcy2/2			ns
	t <sub>KL2</sub>					
SI10 setup time (to SCK10↑)	tsık2		80			ns
SI10 hold time (from SCK10↑)	tksi2		50			ns
Delay time from SCK10↓ to SO10 output	tkso2	C = 100 pF <sup>Note</sup>			120	ns


**Note** C is the load capacitance of the SO10 output line.

## **AC Timing Test Points (Excluding X1 Input)**





#### **Clock Timing**






## **TI Timing**






## **Interrupt Request Input Timing**




## **RESET** Input Timing



## **Serial Transfer Timing**

## 3-wire serial I/O mode:



 $\textbf{Remark} \quad m=1,\,2$ 

#### A/D Converter Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.5 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.5 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Notes 1, 2</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 V ≤ AVREF < 4.0 V		±0.3	±0.6	%FSR
		2.5 V ≤ AV <sub>REF</sub> < 2.7 V		±0.6	±1.2	%FSR
Conversion time	tconv	4.0 V ≤ AVREF ≤ 5.5 V	14		100	μs
		2.7 V ≤ AVREF < 4.0 V	17		100	μs
		2.5 V ≤ AVREF < 2.7 V	48		100	μs
Zero-scale error <sup>Notes 1, 2</sup>		4.0 V ≤ AVREF ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AVREF < 4.0 V			±0.6	%FSR
		2.5 V ≤ AVREF < 2.7 V			±1.2	%FSR
Full-scale error <sup>Notes 1, 2</sup>		4.0 V ≤ AVREF ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AVREF < 4.0 V			±0.6	%FSR
		2.5 V ≤ AVREF < 2.7 V			±1.2	%FSR
Integral non-linearity error <sup>Note 1</sup>		4.0 V ≤ AVREF ≤ 5.5 V			±2.5	LSB
		2.7 V ≤ AVREF < 4.0 V			±4.5	LSB
		2.5 V ≤ AVREF < 2.7 V			±8.5	LSB
Differential non-linearity error Note 1		4.0 V ≤ AVREF ≤ 5.5 V			±1.5	LSB
		2.7 V ≤ AVREF < 4.0 V			±2.0	LSB
		2.5 V ≤ AVREF < 2.7 V			±3.5	LSB
Analog input voltage	VIAN		AVss		AVREF	V

**Notes 1.** Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


#### POC Circuit Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>POC0</sub>	Mask option = 3.5 V <sup>Note 1</sup>	3.3	3.5	3.7	٧
	V <sub>POC1</sub>	Mask option = 2.85 V <sup>Note 2</sup>	2.7	2.85	3.0	٧
Power supply rise time	tртн	VDD: 0 V $\rightarrow$ 2.7 V	0.0015			ms
		VDD: 0 V $\rightarrow$ 3.3 V	0.002			ms
Response delay time 1 <sup>Note 3</sup>	tртно	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 <sup>Note 4</sup>	tPD	When VDD falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

**Notes 1.** When flash memory version  $\mu$ PD78F0124M5, 78F0124M6, 78F0124M5(A), or 78F0124M6(A) is used

- **2.** When flash memory version  $\mu$ PD78F0124M3, 78F0124M4, 78F0124M3(A), or 78F0124M4(A) is used
- 3. Time required from voltage detection to reset release.
- 4. Time required from voltage detection to internal reset output.

#### **POC Circuit Timing**



#### LVI Circuit Characteristics (T<sub>A</sub> = -40 to +85°C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.5	V
	V <sub>LVI1</sub>		3.9	4.1	4.3	٧
	V <sub>LVI2</sub>		3.7	3.9	4.1	V
	<b>V</b> LVI3		3.5	3.7	3.9	V
	V <sub>LVI4</sub>		3.3	3.5	3.7	٧
	V <sub>LVI5</sub>		3.15	3.3	3.45	V
	V <sub>LVI6</sub>		2.95	3.1	3.25	V
	V <sub>LVI7</sub>		2.7	2.85	3.0	٧
Response time <sup>Note 1</sup>	tld			0.2	2.0	ms
Minimum pulse width	t∟w		0.2			ms
Reference voltage stabilization wait time Note 2	tlwait0			0.5	2.0	ms
Operation stabilization wait time Note 3	tLWAIT1			0.1	0.2	ms

- **Notes 1.** Time required from voltage detection to interrupt output or internal reset output.
  - 2. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by the POC mask option (when flash memory version  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), or 78F0124M2(A) is used).
  - 3. Time required from setting LVION to 1 to operation stabilization.

Remarks 1.  $V_{LV10} > V_{LV11} > V_{LV12} > V_{LV13} > V_{LV14} > V_{LV15} > V_{LV16} > V_{LV17}$ 

**2.**  $V_{POCn} < V_{LVIm}$  (n = 0 and 1, m = 0 to 7)

## **LVI Circuit Timing**



#### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR	When POC-OFF is selected by mask option <sup>Note</sup>	1.6		5.5	V
Release signal set time	tsrel		0			μs

**Note** When flash memory version  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), or 78F0124M2(A) is used

Flash Memory Programming Characteristics:  $\mu$ PD78F0124, 78F0124(A) (T<sub>A</sub> = +10 to +60°C, 2.7 V  $\leq$  V<sub>DD</sub> = EV<sub>DD</sub>  $\leq$  5.5 V, 2.7 V  $\leq$  AV<sub>REF</sub>  $\leq$  V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

#### (1) Write erase characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>PP</sub> supply voltage	V <sub>PP2</sub>	During flash memory programming	9.7	10.0	10.3	V
V <sub>DD</sub> supply current	IDD	When $V_{PP} = V_{PP2}$ , $f_{XP} = 10$ MHz, $V_{DD} = 5.5$ V			37	mA
VPP supply current	IPP	VPP = VPP2			100	mA
Step erase time <sup>Note 1</sup>	Ter		0.199	0.2	0.201	s
Overall erase time <sup>Note 2</sup>	Tera	When step erase time = 0.2 s			20	s/chip
Writeback time <sup>Note 3</sup>	Twb		49.4	50	50.6	ms
Number of writebacks per 1 writeback command <sup>Note 4</sup>	Cwb	When writeback time = 50 ms			60	Times
Number of erases/writebacks	Cerwb				16	Times
Step write time <sup>Note 5</sup>	Twr		48	50	52	μs
Overall write time per word <sup>Note 6</sup>	Twrw	When step write time = 50 $\mu$ s (1 word = 1 byte)	48		520	μs
Number of rewrites per chip <sup>Note 7</sup>	Cerwr	1 erase + 1 write after erase = 1 rewrite			20	Times/ area

**Notes 1.** The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
- 3. The recommended setting value of the writeback time is 50 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the number of retries must be the maximum value minus the number of commands issued.
- **5.** The recommended setting value of the step write time is 50  $\mu$ s.
- **6.** The actual write time per word is 100  $\mu$ s longer. The internal verify time during or after a write is not included.
- **7.** When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.


Example: P: Write, E: Erase Shipped product  $\rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

**Remark** The range of the operating clock during flash memory programming is the same as the range during normal operation.

## (2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from VDD↑ to VPP↑	top		10			μs
Release time from V <sub>PP</sub> ↑ to RESET↑	tpr		10			μs
V <sub>PP</sub> pulse input start time from RESET↑	tre		2			ms
VPP pulse high-/low-level width	tpw		8			μs
V <sub>PP</sub> pulse input end time from RESET↑	trpe				14	ms
VPP pulse low-level input voltage	V <sub>PPL</sub>		0.8V <sub>DD</sub>		1.2V <sub>DD</sub>	V
VPP pulse high-level input voltage	V <sub>PPH</sub>		9.7	10.0	10.3	V


## **Flash Write Mode Setting Timing**



# CHAPTER 28 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS) (CONVENTIONAL PRODUCTS)

- ★ Target products (conventional products): Products with rank<sup>Note</sup> I or K
  - $\mu$ PD780121, 780122, 780123, 780124, 780121(A), 780122(A), 780123(A), and 780124(A) for which orders were received before the end of May 2004
  - μPD78F0124 and 78F0124(A) for which orders were received before the end of August 2004

Note The rank is indicated by the 5th digit from the left in the 3rd column (lot number) marked on the package.



## Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +6.5	٧
	EV <sub>DD</sub>			-0.3 to +6.5	V
	REGC			-0.3 to +6.5	V
	Vss			-0.3 to +0.3	V
	EVss			-0.3 to +0.3	V
	AVREF			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	AVss			-0.3 to +0.3	V
	V <sub>PP</sub>	μPD78F01	24, 78F0124(A) only, <b>Note 2</b>	-0.3 to +10.5	V
Input voltage	Vıı	to P33, P6	8, P10 to P17, P20 to P27, P30 0, P61, P70 to P77, P120, X2, XT1, XT2, RESET	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vı2	P62, P63 N-ch open drain		-0.3 to +13	V
			On-chip pull-up resistor	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vıз		n programming mode 124, 78F0124(A) only)	-0.3 to +10.5	V
Output voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Analog input voltage	Van			AVss - 0.3 to AVREF + 0.3 <sup>Note 1</sup> and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Output current, high	Іон	Per pin		-10	mA
			P00 to P03, P10 to P14, P70 to	-30	mA
			P15 to P17, P30 to P33, P120, P130, P140	-30	mA

**Note 1.** Must be 6.5 V or lower. (See **Note 2** on the next page.)

## Absolute Maximum Ratings ( $T_A = 25$ °C) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	loL	Per pin	P00 to P03, P10 to P17, P30 to P33, P70 to P77, P120, P130, P140	20	mA
			P60 to P63	30	mA
		Total of	P00 to P03, P10 to P14, P70 to P77	35	mA
		all pins 70 mA	P15 to P17, P30 to P33, P60 to P63, P120, P130, P140	35	mA
Operating ambient	TA	In norma	I operation mode	-40 to +85	°C
temperature		In flash n	nemory programming mode	−10 to +85	
Storage temperature	T <sub>stg</sub>	,	121, 780122, 780123, 780124, A), 780122(A), 780123(A), 780124(A)	−65 to +150	°C
		μPD78F0	0124, 78F0124(A)	-40 to +125	


**Note 2.** Make sure that the following conditions of the V<sub>PP</sub> voltage application timing are satisfied when the flash memory is written.

#### • When supply voltage rises

V<sub>PP</sub> must exceed V<sub>DD</sub> 10  $\mu$ s or more after V<sub>DD</sub> has reached the lower-limit value (2.7 V) of the operating voltage range (15  $\mu$ s if the supply voltage is dropped by the regulator) (see a in the figure below).

#### • When supply voltage drops

 $V_{DD}$  must be lowered 10  $\mu$ s or more after  $V_{PP}$  falls below the lower-limit value (2.7 V) of the operating voltage range of  $V_{DD}$  (see b in the figure below).



Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

#### **X1 Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Cond	MIN.	TYP.	MAX.	Unit	
Ceramic resonator	V <sub>SS</sub> X1 X2	Oscillation frequency (fxp) <sup>Note 1</sup>	When a capacitor is connected to the REGC pin Note 2	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	2.0		8.38	MHz
	C1= C2=		When the REGC	$4.0~V \leq V_{DD} \leq 5.5~V$	2.0		10	MHz
			pin is connected	$3.3~V \leq V_{DD} < 4.0~V$	2.0		8.38	
	<i>₩</i>		directly to VDD	$2.7~V \leq V_{\text{DD}} < 3.3~V$	2.0		5.0	
Crystal resonator	V <sub>SS</sub> X1 X2	Oscillation frequency (fxp) <sup>Note 1</sup>	When a capacitor is connected to the REGC pin Note 2	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.0		8.38	MHz
	C1= C2=		When the REGC	$4.0~V \leq V_{DD} \leq 5.5~V$	2.0		10	MHz
			pin is connected	$3.3~V \leq V_{DD} < 4.0~V$	2.0		8.38	
	#		directly to VDD	$2.7~V \leq V_{DD} < 3.3~V$	2.0		5.0	
External		X1 input	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	,	2.0		10	MHz
clock <sup>Note 3</sup>	X1 X2	frequency (fxp) <sup>Note 1</sup>	3.3 V ≤ V <sub>DD</sub> < 4.0 V	1	2.0		8.38	
			2.7 V ≤ V <sub>DD</sub> < 3.3 V	1	2.0		5.0	
		X1 input high-	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	,	46		500	ns
	$\vdash$	/low-level width		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			500	
		(txph, txpl)	2.7 V ≤ V <sub>DD</sub> < 3.3 V	'	96		500	

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - **2.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
  - 3. Connect the REGC pin directly to VDD.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - . Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - Since the CPU is started by the internal oscillation clock after reset is released, check the
    oscillation stabilization time of the X1 input clock using the oscillation stabilization time counter
    status register (OSTC). Determine the oscillation stabilization time of the OSTC register and
    oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation
    stabilization time with the resonator to be used.

#### **Internal Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Internal oscillator	Oscillation frequency (fR)		120	240	480	kHz

#### **Subsystem Clock Oscillator Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	Oscillation frequency (fxr) <sup>Note</sup>		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxr) <sup>Note</sup>		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - . Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### **Recommended Oscillator Constants**

Caution For the resonator selection of the  $\mu$ PD780121(A), 780122(A), 780123(A), 780124(A), and 78F0124(A) and oscillator constants, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### (a) $\mu$ PD780121, 780122, 780123, 780124

X1 oscillation: Ceramic resonator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Manufacturer	Part Number	SMD/ Frequency Recommended		Os	cillation V	oltage Rai	nge		
		Lead	(MHz)	Circuit C	constants	Is Conn	apacitor ected to Pin <sup>Note</sup>	Conn	Pin Is ected to VDD
				C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	MIN. (V)	MAX. (V)
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	4.0	5.5	2.7	5.5
	CSTCR4M00G55-R0	SMD	4.00		Internal				
	CSTCR4M00G55095-R0	1		(39)	(39)				
	CSTLS4M00G56-B0	Lead		Internal Internal (47) (47)					
	CSTLS4M00G56U-B0	1			(47)				
	CSTCR4M19G55-R0	SMD	4.194	Internal	Internal				
	CSTCR4M19G55095-R0	1		(39)	(39)				
	CSTLS4M19G56-B0	Lead		Internal	Internal				
	CSTLS4M19G56U-B0			(47)	(47)				
	CSTCR4M91G53-R0	SMD Lead	4.915	Internal (15) Internal (15) Internal (15)	Internal	İ			
l	CSTCR4M91G53095-R0				(15)				
	CSTLS4M91G53-B0				Internal				
	CSTLS4M91G53U-B0				iternal Internal (15) (15)	-			
	CSTCR5M00G53-R0	SMD	5.00						
	CSTCR5M00G53095-R0								
	CSTLS5M00G53-B0	Lead		Internal					
	CSTLS5M00G53U-B0			(15)					
	CSTCR6M00G53-R0	SMD	6.00	Internal	Internal	[			
	CSTCR6M00G53095-R0			(15)	(15)				
	CSTLS6M00G53-B0	Lead		Internal	Internal	İ			
	CSTLS6M00G53U-B0			(15)	(15)				
	CSTCE8M00G52-R0	SMD	8.00	Internal (10)	Internal (10)				
	CSTLS8M00G53-B0	Lead		Internal	Internal				
l <u> </u>	CSTLS8M00G53U-B0			(15)	(15)				
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	_	_		
	CSTLS10M0G53-B0	Lead		Internal	Internal	<u> </u>			
	CSTLS10M0G53U-B0	1		(15)	(15)				

**Note** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

#### (b) $\mu$ PD78F0124

X1 oscillation: Ceramic resonator ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Manufacturer	Part Number	SMD/	Frequency	Recommended		Osc	cillation Vo	oltage Rai	nge
		Lead	(MHz)	Circuit C	onstants	When C	apacitor	REGO	Pin Is
							ected to	Conn	ected
					ı	REGO	Pin <sup>Note</sup>	Directly	to V <sub>DD</sub>
				C1	C2	MIN.	MAX.	MIN.	MAX.
				(pF)	(pF)	(V)	(V)	(V)	(V)
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.00	Internal (47)	Internal (47)	4.0	5.5	2.7	5.5
	CSTCR4M00G55-R0	SMD	4.00	Internal	Internal				
	CSTCR4M00G55095-R0			(39)	(39)				
	CSTLS4M00G56-B0	Lead		Internal	Internal				
	CSTLS4M00G56U-B0			(47)	(47)				
	CSTCR4M19G55-R0	SMD	4.194	Internal	Internal				
	CSTCR4M19G55095-R0			(39)	(39)				
	CSTLS4M19G56-B0	Lead		Internal	Internal				
	CSTLS4M19G56U-B0			(47)	(47)				
	CSTCR4M91G53-R0	SMD	4.915	Internal	Internal				
				(15)	(15)				
	CSTCR4M91G55095-R0			Internal	Internal				
				(39)	(39)				
	CSTLS4M91G53-B0	Lead		Internal	Internal				
				(15)	(15)				
	CSTLS4M91G56U-B0			Internal	Internal				
	CCTCDFM00CF0 D0	CMD	5.00	(47)	(47)				
	CSTCR5M00G53-R0	SMD		Internal (15)	Internal (15)				
	CSTCR5M00G53095-R0	Laad		· ,	` '				
	CSTLS5M00G53-B0	Lead		Internal (15)	Internal (15)				
	CSTLS5M00G53U-B0	CMD	0.00	` ,	` ,				
	CSTCR6M00G53-R0	SMD	6.00	Internal (15)	Internal (15)				
	CSTCR6M00G55095-R0	11							
	CSTLS6M00G53-B0	Lead		Internal (15)	Internal (15)				
	CSTLS6M00G53U-B0	OMP	0.00	` ,	` ,	-			
	CSTCE8M00G52-R0	SMD	8.00	Internal (10)	Internal (10)				
	CSTLS8M00G53-B0	Lead		Internal	Internal				
	CSTLS8M00G53U-B0			(15)	(15)				
	CSTCE10M0G52-R0	SMD	10.0	Internal (10)	Internal (10)	_	_		
	CSTLS10M0G53-B0	Lead		Internal	Internal				
	CSTLS10M0G53U-B0			(15)	(15)				

**Note** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

DC Characteristics (1/4)  $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{AV}_{REF} \leq \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions				TYP.	MAX.	Unit
Output current, high	Іон	Per pin $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$				<b>-</b> 5	mA	
		Total of P00 to P03, P14, P70 to P77	P10 to	$4.0~V \le V_{DD} \le 5.5~V$			-25	mA
		Total of P15 to P17, P33, P120, P130, P		$4.0~V \le V_{DD} \le 5.5~V$			-25	mA
		Total of all pins		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$			-10	mA
Output current, low	loL	Per pin for P00 to P0 to P17, P30 to P33, P77, P120, P130, P	P70 to	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			10	mA
		Per pin for P60 to P6	63	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15	mA
		Total of P00 to P03, P14, P70 to P77	P10 to	$4.0~V \le V_{DD} \le 5.5~V$			30	mA
		Total of P15 to P17, P33, P60 to P63, P1 P130, P140		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V			30	mA
		Total of all pins		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			10	mA
Input voltage, high	V <sub>IH1</sub>	P12, P13, P15			0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P03, P10, P1 P33, P70 to P77, P1			0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	P20 to P27 <sup>Note</sup>			0.7AVREF		AVREF	V
	V <sub>IH4</sub>	P60, P61			0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH5</sub>	P62, P63	N-ch o	oen drain	0.7V <sub>DD</sub>		12	V
				o pull-up resistor ROM version only)	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH6</sub>	X1, X2, XT1, XT2			$V_{\text{DD}}-0.5$		V <sub>DD</sub>	V
Input voltage, low	VIL1	P12, P13, P15			0		0.3V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P03, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140, RESET		0		0.2V <sub>DD</sub>	V	
	V <sub>IL3</sub>	P20 to P27 <sup>Note</sup>		0		0.3AV <sub>REF</sub>	V	
	V <sub>IL4</sub>	P60, P61		0		0.3V <sub>DD</sub>	V	
	V <sub>IL5</sub>	P62, P63	P62, P63		0		0.3V <sub>DD</sub>	V
	V <sub>IL6</sub>	X1, X2, XT1, XT2			0		0.4	V

**Note** When used as digital input ports, set  $AV_{REF} = V_{DD}$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

#### DC Characteristics (2/4)

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AV}_{REF} \le V_{DD}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions				TYP.	MAX.	Unit
Output voltage, high	Vон	Total of P00 to P14, P70 lон = -25 m.		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -5 \text{ mA}$	V <sub>DD</sub> - 1.0			V
			5 to P17, P30 0, P130, P140 A	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -5 \text{ mA}$	V <sub>DD</sub> - 1.0			V
		$I_{OH} = -100  \mu$	ιA	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$	$V_{\text{DD}}-0.5$			V
Output voltage, low	V <sub>OL1</sub>	Total of P00 to P14, P70 lo <sub>L</sub> = 30 mA		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{IoL} = 10 \text{ mA}$			1.3	V
				$\begin{array}{c} 4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ \text{IoL} = 10 \text{ mA} \end{array}$			1.3	V
		IoL = 400 μA	١	$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			0.4	V
	V <sub>OL2</sub>	P60 to P63	P60 to P63 $4.0 \text{ V} \le \text{V}_{DD} \le \text{I}_{OL} = 15 \text{ mA}$				2.0	V
Input leakage current, high	Ішні	$V_{I} = V_{DD}$		10 to P17, P30 to 1, P70 to P77, P120,			3	μΑ
		Vi = AVREF	P20 to P27				3	μΑ
	I <sub>LIH2</sub>	$V_{I} = V_{DD}$	X1, X2 <sup>Note 1</sup> , X7	Γ1, XT2 <sup>Note 1</sup>			20	μΑ
	Інз	Vı = 12 V	P62, P63 (N-c	ch open drain)			3	μΑ
Input leakage current, low	Іш.	V1 = 0 V	· ·	10 to P17, P20 to 33, P60, P61, P70 to 140, RESET			-3	μΑ
	ILIL2		X1, X2 <sup>Note 1</sup> , X7	Γ1, XT2 <sup>Note 1</sup>			-20	μΑ
	Ішз		P62, P63 (N-c	ch open drain)			-3 <sup>Note 2</sup>	μΑ
Output leakage current, high	Ісон	$V_0 = V_{DD}$					3	μΑ
Output leakage current, low	ILOL	Vo = 0 V					-3	μΑ
Pull-up resistance value	R∟	V1 = 0 V	Vi = 0 V		10	30	100	kΩ
V <sub>PP</sub> supply voltage (μPD78F0124, 78F0124(A) only)	V <sub>PP1</sub>	In normal o	In normal operation mode		0		0.2V <sub>DD</sub>	V

Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.

2. If there is no on-chip pull-up resistor for P62 and P63 (specified by a mask option) and if port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to  $-45 \mu$ A flows during only one cycle. At all other times, the maximum leakage current is  $-3 \mu$ A.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## DC Characteristics (3/4): $\mu$ PD78F0124, 78F0124(A) (T<sub>A</sub> = -40 to +85°C, 2.7 V $\leq$ V<sub>DD</sub> = EV<sub>DD</sub> $\leq$ 5.5 V, 2.7 V $\leq$ AV<sub>REF</sub> $\leq$ V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol		Cond	Conditions					
Supply	I <sub>DD1</sub>	X1 crystal	fxp = 10 MHz		12.3	21.5	mA		
current <sup>Note 1</sup>		oscillation operating mode <sup>Note 2</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating <sup>Note 9</sup>		13.3	23.5	mA	
			fxp = 8.38 MHz	When A/D converter is stopped		7.4	12.9	mA	
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating Note 9		8.4	14.9	mA	
			fxp = 5 MHz	When A/D converter is stopped		4.2	7.0	mA	
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Not}}$	When A/D converter is operating <sup>Note 9</sup>		4.8	8.2	mA	
	I <sub>DD2</sub>	X1 crystal	fxp = 10 MHz	When peripheral functions are stoppe	t	1.5	3.0	mA	
		oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When peripheral functions are operati	ng		6.9	mA	
			fxp = 8.38 MHz	When peripheral functions are stoppe	t	0.76	1.52	mA	
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Not}}$	When peripheral functions are operati	ng		4.83	mA	
			fxp = 5 MHz	When peripheral functions are stoppe	t	0.36	0.72	mA	
		$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 3}}$ When peripheral functions are		ng		1.9	mA		
	I <sub>DD3</sub>	Internal	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.4	1.6	mA	
		oscillation operating mode <sup>Note 4</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			0.32	1.24	mA	
	I <sub>DD4</sub>	32.768 kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$			100	200	μΑ	
		crystal oscillation operating mode <sup>Notes 4, 6</sup>	V <sub>DD</sub> = 3.0 V ±10%			83	166	μΑ	
	I <sub>DD5</sub>	32.768 kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$			20	40	μΑ	
		crystal oscillation HALT mode <sup>Notes 4, 6</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$			6	12	μΑ	
	I <sub>DD6</sub>	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.1	30	μΑ	
				POC: OFF, Internal oscillator: ON		14	58	μΑ	
				POC: ON <sup>Note 5</sup> , Internal oscillator: OF	F	3.5	35.5	μΑ	
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		17.5	63.5	μΑ	
			$V_{DD} = 3.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.05	10	μΑ	
				POC: OFF, Internal oscillator: ON		7.5	25	μΑ	
				POC: ON <sup>Note 5</sup> , Internal oscillator: OF	F	3.5	15.5	μА	
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		11	30.5	μΑ	

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
  - 2. IDD1 includes peripheral operation current.
  - 3. When PCC = 00H.
  - 4. When X1 oscillator is stopped.
  - **5.** Including when LVIE (bit 4 of LVIM) = 1 in the  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), and 78F0124M2(A).
  - **6.** When the  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), and 78F0124M2(A) (including LVIE = 0) are selected and the internal oscillator is stopped. Peripheral operation current is not included.
  - 7. When the REGC pin is connected directly to VDD.
  - **8.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
  - 9. Including the current that flows through the AVREF pin.

# DC Characteristics (4/4): $\mu$ PD780121, 780122, 780123, 780124, 780121(A), 780122(A), 780123(A), 780124(A) (T<sub>A</sub> = -40 to +85°C, 2.7 V $\leq$ V<sub>DD</sub> = EV<sub>DD</sub> $\leq$ 5.5 V, 2.7 V $\leq$ AV<sub>REF</sub> $\leq$ V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol		Cond	MIN.	TYP.	MAX.	Unit		
Supply	I <sub>DD1</sub>	X1 crystal	fxP = 10 MHz When A/D converter is stopped				6.3	12.2	mA
current <sup>Note 1</sup>		oscillation operating mode <sup>Note 2</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%^{Nc}$	otes 3, 7	When A/D converter is operating <sup>Note 9</sup>		7.3	14.2	mA
		mode	fxp = 8.38 MHz		When A/D converter is stopped		3.5	7.3	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{No}$	nes 3, 6	When A/D converter is operating <sup>Note 9</sup>		4.5	9.3	mA
			fxp = 5 MHz		When A/D converter is stopped		1.9	3.4	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{Nc}$	ote 3	When A/D converter is operating <sup>Note 9</sup>		2.5	4.6	mA
	I <sub>DD2</sub>	X1 crystal	fxp = 10 MHz	nto 7	When peripheral functions are stopped		1.4	2.8	mA
		oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%^{Nc}$	ote /	When peripheral functions are operating			5.9	mA
		mode	fxp = 8.38 MHz		When peripheral functions are stopped		0.67	1.34	mA
			$V_{DD} = 5.0 \text{ V} \pm 10\%^{N_0}$	ote 8	When peripheral functions are operating			4.0	mA
			fxp = 5 MHz		When peripheral functions are stopped		0.29	0.58	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 3}}$		When peripheral functions are operating			1.7	mA
	IDD3 Internal	$V_{DD} = 5.0 \text{ V} \pm 10\%$				0.22	0.88	mA	
		oscillation operating mode <sup>Note 4</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$				0.13	0.52	mA
	I <sub>DD4</sub>	32.768 kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$				31	62	μΑ
		crystal oscillation operating mode <sup>Notes 4, 6</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$				13	26	μΑ
	I <sub>DD5</sub>	32.768 kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$				20	40	μΑ
		crystal oscillation HALT mode <sup>Notes 4, 6</sup>	$V_{DD} = 3.0 \text{ V} \pm 10\%$				6	12	μΑ
	I <sub>DD6</sub>	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	PO	C: OFF, Internal oscillator: OFF		0.1	30	μΑ
					C: OFF, Internal oscillator: ON		14	58	μΑ
					C: ONNote 5, Internal oscillator: OFF		3.5	35.5	μΑ
			PO	C: ON <sup>Note 5</sup> , Internal oscillator: ON		17.5	63.5	μΑ	
			$V_{DD} = 3.0 \text{ V} \pm 10\%$	PO	C: OFF, Internal oscillator: OFF		0.05	10	μΑ
			POC: OFF, Internal oscillator: ON			7.5	25	μΑ	
					C: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	15.5	μΑ
				PO	C: ON <sup>Note 5</sup> , Internal oscillator: ON		11	30.5	$\mu$ A

**Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).

- 2. IDD1 includes peripheral operation current.
- **3.** When PCC = 00H.
- 4. When X1 oscillator is stopped.
- 5. Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
- **6.** When POC-OFF (including LVIE = 0) is selected by a mask option and the internal oscillator is stopped. Peripheral operation current is not included.
- 7. When the REGC pin is connected directly to VDD.
- **8.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).
- 9. Including the current that flows through the AVREF pin.

#### **AC Characteristics**

## (1) Basic operation

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 2.7 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)


Parameter	Symbol		С	onditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	X1 input	Note 1	$4.0~V \leq V_{DD} \leq 5.5~V$	0.238		16	μs
instruction execution time)		system	clock	Note 2	$4.0~V \leq V_{DD} \leq 5.5~V$	0.2		16	μs
		clock operation		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	0.238		16	μs	
		oporation			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}$	0.4		16	μs
			Internal os	cillation cl	ock	4.17	8.33	16.67	μs
		Subsystem clock operation			114	122	125	μs	
TI000, TI010 input high-level width, low-level width	tтіно, tтіLo	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V			2/f <sub>sam</sub> + 0.1 Note 3			μs	
		2.7 V ≤ V <sub>DD</sub> <	o < 4.0 V			2/f <sub>sam</sub> + 0.2 <sup>Note 3</sup>			μs
TI50, TI51 input frequency	<b>f</b> TI5	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V					10	MHz
		2.7 V ≤ V <sub>DI</sub>	o < 4.0 V					5	MHz
TI50, TI51 input high-level width,	<b>t</b> тін5,	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V			50			ns
low-level width	t⊤il5	2.7 V ≤ V <sub>DI</sub>	o < 4.0 V			100			ns
Interrupt input high-level width, low-level width	tinth, tintl					1			μs
Key return input low-level width	<b>t</b> kr	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V			50			ns
		2.7 V ≤ V <sub>DI</sub>	o < 4.0 V			100			ns
RESET low-level width	trsL					10			μs

**Notes 1.** When the REGC pin is connected to Vss via a capacitor (1  $\mu$ F: recommended).


- 2. When the REGC pin is connected directly to VDD.
- 3. Selection of  $f_{sam} = f_{XP}$ ,  $f_{XP}/4$ , or  $f_{XP}/256$  is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the Tl000 valid edge as the count clock,  $f_{sam} = f_{XP}$ .

## Tcy vs. VDD (X1 Input Clock Operation)

## (a) When REGC pin is connected to Vss via capacitor (1 $\mu$ F: recommended)



## (b) When REGC pin is connected directly to $V_{\text{DD}}$



#### (2) Serial interface

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

#### (a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

#### (b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

## (c) 3-wire serial I/O mode (master mode, SCK10... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy1	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	200			ns
		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	240			ns
		2.7 V ≤ V <sub>DD</sub> < 3.3 V	400			ns
SCK10 high-/low-level width	tкн1,		tксү1/2 – 10			ns
	t <sub>KL1</sub>					
SI10 setup time (to SCK10↑)	tsıkı		30			ns
SI10 hold time (from SCK10↑)	tksi1		30			ns
Delay time from SCK10↓ to SO10 output	tkso1	C = 100 pF <sup>Note</sup>			30	ns


Note C is the load capacitance of the SCK10 and SO10 output lines.

## (d) 3-wire serial I/O mode (slave mode, SCK10... external clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy2		400			ns
SCK10 high-/low-level width	t <sub>KH2</sub> ,		tkcy2/2			ns
	t <sub>KL2</sub>					
SI10 setup time (to SCK10↑)	tsik2		80			ns
SI10 hold time (from SCK10↑)	t <sub>KSI2</sub>		50			ns
Delay time from SCK10↓ to SO10 output	tkso2	C = 100 pF <sup>Note</sup>			120	ns

Note C is the load capacitance of the SO10 output line.


## **AC Timing Test Points (Excluding X1 Input)**




#### **Clock Timing**




## **TI Timing**






## **Interrupt Request Input Timing**




## **RESET** Input Timing



## **Serial Transfer Timing**

## 3-wire serial I/O mode:



**Remark** m = 1, 2

#### A/D Converter Characteristics

## $(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Notes 1, 2</sup>		4.0 V ≤ AVREF ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V		±0.3	±0.6	%FSR
Conversion time	tconv	4.0 V ≤ AVREF ≤ 5.5 V	14		100	μs
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V	17		100	μs
Zero-scale error <sup>Notes 1, 2</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V			±0.6	%FSR
Full-scale error <sup>Notes 1, 2</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V			±0.6	%FSR
Integral non-linearity errorNote 1		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±2.5	LSB
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V			±4.5	LSB
Differential non-linearity error Note 1		4.0 V ≤ AVREF ≤ 5.5 V			±1.5	LSB
		2.7 V ≤ AV <sub>REF</sub> < 4.0 V			±2.0	LSB
Analog input voltage	VIAN		AVss		AVREF	V

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


## POC Circuit Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>POC0</sub>	/POC0 Mask option = 3.5 V <sup>Note 1</sup>		3.5	3.7	V
	V <sub>POC1</sub>	Mask option = 2.85 V <sup>Note 2</sup>	2.7	2.85	3.0	V
Power supply rise time	tртн	Vdd: $0 \text{ V} \rightarrow 2.7 \text{ V}$	0.0015			ms
		V <sub>DD</sub> : 0 V → 3.3 V	0.002			ms
Response delay time 1 <sup>Note 3</sup>	tртно	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 <sup>Note 4</sup>	tpp	When VDD falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

**Notes 1.** When flash memory version  $\mu$ PD78F0124M5, 78F0124M6, 78F0124M5(A), or 78F0124M6(A) is used

- **2.** When flash memory version  $\mu$ PD78F0124M3, 78F0124M4, 78F0124M3(A), or 78F0124M4(A) is used
- 3. Time required from voltage detection to reset release.
- 4. Time required from voltage detection to internal reset output.

#### **POC Circuit Timing**



458

#### LVI Circuit Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.5	٧
	V <sub>LVI1</sub>		3.9	4.1	4.3	V
	V <sub>LVI2</sub>		3.7	3.9	4.1	V
	<b>V</b> LVI3		3.5	3.7	3.9	V
	V <sub>LVI4</sub>		3.3	3.5	3.7	٧
	V <sub>LVI5</sub>		3.15	3.3	3.45	٧
	V <sub>LVI6</sub>		2.95	3.1	3.25	V
Response time <sup>Note 1</sup>	tld			0.2	2.0	ms
Minimum pulse width	t <sub>L</sub> w		0.2			ms
Reference voltage stabilization wait time <sup>Note 2</sup>	tlwaito			0.5	2.0	ms
Operation stabilization wait time Note 3	tLWAIT1			0.1	0.2	ms

- Notes 1. Time required from voltage detection to interrupt output or internal reset output.
  - 2. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by the POC mask option (when flash memory version  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), or 78F0124M2(A) is used).
  - 3. Time required from setting LVION to 1 to operation stabilization.

Remarks 1.  $V_{LVI0} > V_{LVI1} > V_{LVI2} > V_{LVI3} > V_{LVI4} > V_{LVI5} > V_{LVI6}$ 

**2.**  $V_{POCn} < V_{LVIm}$  (n = 0 or 1, m = 0 to 6)

#### **LVI Circuit Timing**



#### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR	When POC-OFF is selected by mask option <sup>Note</sup>	1.6		5.5	V
Release signal set time	tsrel		0			μs

**Note** When flash memory version  $\mu$ PD78F0124M1, 78F0124M2, 78F0124M1(A), or 78F0124M2(A) is used

Flash Memory Programming Characteristics:  $\mu$ PD78F0124, 78F0124(A) (T<sub>A</sub> = +10 to +60°C, 2.7 V  $\leq$  V<sub>DD</sub> = EV<sub>DD</sub>  $\leq$  5.5 V, 2.7 V  $\leq$  AV<sub>REF</sub>  $\leq$  V<sub>DD</sub>, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

#### (1) Write erase characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VPP supply voltage	V <sub>PP2</sub>	During flash memory programming	9.7	10.0	10.3	V
V <sub>DD</sub> supply current	I <sub>DD</sub>	When $V_{PP} = V_{PP2}$ , $f_{XP} = 10$ MHz, $V_{DD} = 5.5$ V			37	mA
VPP supply current	IPP	$V_{PP} = V_{PP2}$			100	mA
Step erase time <sup>Note 1</sup>	Ter		0.199	0.2	0.201	s
Overall erase time <sup>Note 2</sup>	Tera	When step erase time = 0.2 s			20	s/chip
Writeback time <sup>Note 3</sup>	Twb		49.4	50	50.6	ms
Number of writebacks per 1 writeback command <sup>Note 4</sup>	Cwb	When writeback time = 50 ms			60	Times
Number of erases/writebacks	Cerwb				16	Times
Step write timeNote 5	Twr		48	50	52	μs
Overall write time per word <sup>Note 6</sup>	Twrw	When step write time = 50 $\mu$ s (1 word = 1 byte)	48		520	μs
Number of rewrites per chip <sup>Note 7</sup>	Cerwr	1 erase + 1 write after erase = 1 rewrite			20	Times/ area

**Notes 1.** The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
- **3.** The recommended setting value of the writeback time is 50 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the number of retries must be the maximum value minus the number of commands issued.
- **5.** The recommended setting value of the step write time is 50  $\mu$ s.
- **6.** The actual write time per word is 100  $\mu$ s longer. The internal verify time during or after a write is not included.
- **7.** When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.


```
Example: P: Write, E: Erase 
Shipped product \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites 
Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites
```

**Remark** The range of the operating clock during flash memory programming is the same as the range during normal operation.

## (2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from V <sub>DD</sub> ↑ to V <sub>PP</sub> ↑	top		10			μs
Release time from $V_{PP} \uparrow$ to $\overline{RESET} \uparrow$	tpr		10			μs
V <sub>PP</sub> pulse input start time from RESET↑	trp		2			ms
VPP pulse high-/low-level width	tpw		8			μs
V <sub>PP</sub> pulse input end time from RESET↑	trpe				14	ms
V <sub>PP</sub> pulse low-level input voltage	V <sub>PPL</sub>		0.8V <sub>DD</sub>		1.2V <sub>DD</sub>	٧
V <sub>PP</sub> pulse high-level input voltage	V <sub>PPH</sub>		9.7	10.0	10.3	V

## **Flash Write Mode Setting Timing**



## CHAPTER 29 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)

Target products:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1), 78F0124(A1)

Caution Be sure to connect the REGC pin of (A1) grade products directly to VDD.

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +6.5	٧
	EV <sub>DD</sub>			-0.3 to +6.5	٧
	REGC			-0.3 to +6.5	٧
	Vss			-0.3 to +0.3	٧
	EVss			-0.3 to +0.3	٧
	AVREF			-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	٧
	AVss			-0.3 to +0.3	٧
	V <sub>PP</sub>	μPD78F01	24(A1) only, <b>Note 2</b>	-0.3 to +10.5	٧
Input voltage	VII	P00 to P03, P10 to P17, P20 to P27, P30 to P33, P60, P61, P70 to P77, P120, P140, X1, X2, XT1, XT2, RESET		$-0.3$ to $V_{DD} + 0.3^{Note 1}$	V
	Vı2	P62, P63	N-ch open drain	-0.3 to +13	٧
			On-chip pull-up resistor	$-0.3$ to $V_{DD} + 0.3^{Note 1}$	٧
	Vıз		n programming mode 124(A1) only)	-0.3 to +10.5	V
Output voltage	Vo			$-0.3 \text{ to V}_{DD} + 0.3^{\text{Note 1}}$	٧
Analog input voltage	Van			AVss - 0.3 to AVREF + 0.3 <sup>Note 1</sup> and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Output current, high	Іон	Per pin		-8	mA
			P00 to P03, P10 to P14, P70 to P77	-24	mA
			P15 to P17, P30 to P33, P120, P130, P140	-24	mA

**Note 1.** Must be 6.5 V or lower. (Refer to **Note 2** on the next page.)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## Absolute Maximum Ratings ( $T_A = 25$ °C) (2/2)

Parameter	Symbol		Cond	litions	Ratings	Unit
Output current, low	loL	Per pin P00 to P03, P10 to P17, P30 to P33, P70 to P77, P120, P130, P140			16	mA
		P60 to P63		3	24	mA
		Total of all pins 56 mA P15 to P17, P30 to P33, P60 to P63, P120, P130, P140		3, P10 to P14, P70 to	28	mA
					28	mA
Operating ambient temperature	Та	μPD780121(A1), 780 780123(A1), 780124			-40 to +110	°C
		μPD78F0	μPD78F0124(A1) In normal ope mode		-10 to +105	
				In flash memory programming mode	-10 to +85	
Storage temperature	Tstg	μPD780121(A1), 78012 780123(A1), 780124(A1		, ,.	-65 to +150	°C
		μPD78F0	0124(A1)		-40 to +125	


**Note 2.** Make sure that the following conditions of the V<sub>PP</sub> voltage application timing are satisfied when the flash memory is written.

#### • When supply voltage rises

 $V_{PP}$  must exceed  $V_{DD}$  10  $\mu$ s or more after  $V_{DD}$  has reached the lower-limit value (3.3 V) of the operating voltage range (see a in the figure below).

#### When supply voltage drops

 $V_{DD}$  must be lowered 10  $\mu$ s or more after  $V_{PP}$  falls below the lower-limit value (3.3 V) of the operating voltage range of  $V_{DD}$  (see b in the figure below).



Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

#### **X1 Oscillator Characteristics**

 $(T_A = -40 \text{ to } +110^{\circ}C^{\text{Note 1}}, 3.3 \text{ V} \le V_{DD} = EV_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le AV_{REF} \le V_{DD}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator <sup>Note 2</sup>	V <sub>SS</sub> X1 X2	Oscillation frequency (fxp)Note 3	$4.5~V \leq V_{DD} \leq 5.5~V$	2.0		10	MHz
			$4.0 \text{ V} \le \text{V}_{DD} < 4.5 \text{ V}$	2.0		8.38	
	C1= C2=		3.3 V ≤ V <sub>DD</sub> < 4.0 V	2.0		5.0	
Crystal Vss	Vss X1 X2	Oscillation frequency (fxp) <sup>Note 3</sup>	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	2.0		10	MHz
resonatorNote 2	C1= C2=		4.0 V ≤ V <sub>DD</sub> < 4.5 V	2.0		8.38	
			3.3 V ≤ V <sub>DD</sub> < 4.0 V	2.0		5.0	
External		X1 input frequency (fxp) <sup>Note 3</sup>	$4.5~V \leq V_{DD} \leq 5.5~V$	2.0		10	MHz
clock <sup>Note 2</sup>	X1 X2		$4.0 \text{ V} \le \text{V}_{DD} < 4.5 \text{ V}$	2.0		8.38	
			$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	2.0		5.0	
		X1 input high-/low-level width	$4.5~V \leq V_{DD} \leq 5.5~V$	46		500	ns
		(txph, txpl)	$4.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	56		500	
			$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	96		500	

- **Notes 1.** T<sub>A</sub> = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1) T<sub>A</sub> = -40 to +105°C:  $\mu$ PD78F0124(A1)
  - 2. Connect the REGC pin directly to VDD.
  - 3. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - · Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - · Do not fetch signals from the oscillator.
  - Since the CPU is started by the internal oscillation clock after reset is released, check the
    oscillation stabilization time of the X1 input clock using the oscillation stabilization time counter
    status register (OSTC). Determine the oscillation stabilization time of the OSTC register and
    oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation
    stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### **Internal Oscillator Characteristics**

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note}}, 3.3 \text{ V} \leq \text{Vdd} = \text{EVdd} \leq 5.5 \text{ V}, 3.3 \text{ V} \leq \text{AVREF} \leq \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator Parameter		Conditions	MIN.	TYP.	MAX.	Unit
Internal oscillator	Oscillation frequency (fR)		120	240	490	kHz

**Note** TA = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1)

 $T_A = -40 \text{ to } +105^{\circ}\text{C}$ :  $\mu\text{PD78F0124(A1)}$ 

#### **Subsystem Clock Oscillator Characteristics**

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note } 1}, 3.3 \text{ V} \leq \text{Vdd} = \text{EVdd} \leq 5.5 \text{ V}, 3.3 \text{ V} \leq \text{AVREF} \leq \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1 Rd C4 C3 T	Oscillation frequency (fxt) <sup>Note 2</sup>		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxr) <sup>Note 2</sup>		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

**Notes 1.** T<sub>A</sub> = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1)

 $T_A = -40 \text{ to } +105^{\circ}\text{C}$ :  $\mu$ PD78F0124(A1)

- 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - . Do not fetch signals from the oscillator.
  - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## DC Characteristics (1/6): µPD78F0124(A1)

(TA = -40 to +105°C, 3.3 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 3.3 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin		$4.0~V \leq V_{DD} \leq 5.5~V$			-4	mA
		Total of P00 to P03, P P14, P70 to P77	10 to	$4.0~V \le V_{DD} \le 5.5~V$			-20	mA
		Total of P15 to P17, P30 to P33, P120, P130, P140		$4.0~V \le V_{DD} \le 5.5~V$			-20	mA
		Total of all pins		$4.0~V \leq V_{DD} \leq 5.5~V$			-25	mA
				$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			-8	mA
Output current, low	Іоь	Per pin for P00 to P03 to P17, P30 to P33, P7 P77, P120, P130, P14	70 to	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			8	mA
		Per pin for P60 to P63		$4.0~V \leq V_{DD} \leq 5.5~V$			12	mA
		Total of P00 to P03, P10 to P14, P70 to P77		$4.0~V \le V_{DD} \le 5.5~V$			24	mA
		Total of P15 to P17, P30 to P33, P60 to P63, P120, P130, P140		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V			24	mA
		Total of all pins		$4.0~V \leq V_{DD} \leq 5.5~V$			30	mA
				$3.3~V \leq V_{DD} < 4.0~V$			8	mA
Input voltage, high	V <sub>IH1</sub>	P12, P13, P15			0.7V <sub>DD</sub>		V <sub>DD</sub>	٧
	V <sub>IH2</sub>	P00 to P03, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140, RESET			0.8V <sub>DD</sub>		V <sub>DD</sub>	٧
	V <sub>IH3</sub>	P20 to P27 <sup>Note</sup>	0.7AV <sub>REF</sub>		AVREF	V		
	V <sub>IH4</sub>	P60, P61			0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH5</sub>	P62, P63	N-ch o	oen drain	0.7V <sub>DD</sub>		12	V
	V <sub>IH6</sub>	X1, X2, XT1, XT2			$V_{\text{DD}}-0.5$		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	P12, P13, P15			0		0.3V <sub>DD</sub>	٧
	V <sub>IL2</sub>	P00 to P03, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140, RESET			0		0.2V <sub>DD</sub>	V
	V <sub>IL3</sub>	P20 to P27 <sup>Note</sup>			0		0.3AVREF	V
	V <sub>IL4</sub>	P60, P61			0		0.3V <sub>DD</sub>	V
	V <sub>IL5</sub>	P62, P63			0		0.3V <sub>DD</sub>	V
	VIL6	X1, X2, XT1, XT2	· <u> </u>		0		0.4	٧

**Note** When used as digital input ports, set  $AV_{REF} = V_{DD}$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

#### DC Characteristics (2/6): $\mu$ PD78F0124(A1)

(Ta = -40 to +105°C, 3.3 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 3.3 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон	Total of P00 to P14, P70 lон = -20 m/		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	V <sub>DD</sub> – 1.0			V
			to P17, P30 0, P130, P140 A	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	V <sub>DD</sub> - 1.0			V
		$I$ он = $-100 \mu$	ιA	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	V <sub>DD</sub> - 0.5			V
Output voltage, low	V <sub>OL1</sub>		Total of P00 to P03, P10 $0.0000000000000000000000000000000000$				1.3	V
	Total of P15 to P17, P30		$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL} = 8~mA$			1.3	>	
		IoL = 400 μA	$lol = 400  \mu A$ 3.3				0.4	V
	V <sub>OL2</sub>	P60 to P63		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{IoL} = 12 \text{ mA}$			2.0	V
Input leakage current, high	Ішн1	$V_{I} = V_{DD}$	-	10 to P17, P30 to , P70 to P77, P120,			10	μΑ
		Vi = AVREF	P20 to P27				10	μΑ
	I <sub>LIH2</sub>	$V_{I} = V_{DD}$	X1, X2 <sup>Note 1</sup> , XT	1, XT2 <sup>Note 1</sup>			20	μΑ
	Інз	Vı = 12 V	P62, P63 (N-c	h open drain)			20	μΑ
Input leakage current, low	Tul-1	V1 = 0 V	V P00 to P03, P10 to P17, P20 to P27, P30 to P33, P60, P61, P70 to P77, P120, P140, RESET  X1, X2 <sup>Note 1</sup> , XT1, XT2 <sup>Note 1</sup>				-10	μΑ
	I <sub>LIL2</sub>						-20	μΑ
	ILIL3		P62, P63 (N-c	h open drain)			-10 <sup>Note 2</sup>	μΑ
Output leakage current, high	Ісон	Vo = V <sub>DD</sub>					10	μΑ
Output leakage current, low	ILOL	Vo = 0 V	Vo = 0 V				-10	μΑ
Pull-up resistance value	RL	V1 = 0 V			10	30	120	kΩ
V <sub>PP</sub> supply voltage	V <sub>PP1</sub>	In normal op	peration mode		0		0.2V <sub>DD</sub>	V

Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.

2. If port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to  $-55~\mu$ A flows during only one cycle. At all other times, the maximum leakage current is  $-10~\mu$ A.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

\*

#### DC Characteristics (3/6): µPD78F0124(A1)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 3.3 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

	Parameter	Symbol		Cond	Conditions				Unit
			$f_{XP} = 10 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%^{No}$	when A/D converter is		12.3 13.3	22.7 24.7	mA mA	
	IDD3 IDD4 IDD5		mode <sup>Note 2</sup>		operating <sup>Note 7</sup>				
		I <sub>DD2</sub>	X1 crystal oscillation HALT	$f_{XP} = 10 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	When peripheral functions are stopped		1.5	4.2	mA
		mo	mode		When peripheral functions are operating			8.1	mA
		IDD3	Internal oscillation operating mode <sup>Note 4</sup>	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$			0.4	2.8	mA
*		Internal oscillation HALT mode <sup>Note 4</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$			0.19	1.96	mA	
		IDD5	32.768 kHz crystal oscillation operating mode <sup>Notes 4, 6</sup>	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$			100	1400	μΑ
		I <sub>DD6</sub>	32.768 kHz crystal oscillation HALT mode <sup>Notes 4, 6</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$			20	1200	μΑ
		I <sub>DD7</sub>	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.1	1200	μΑ
					POC: OFF, Internal oscillator: ON		14	1300	μΑ
					POC: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	1200	μΑ
Į					POC: ON <sup>Note 5</sup> , Internal oscillator: ON		17.5	1300	μΑ

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
  - 2. IDD1 includes peripheral operation current.
  - 3. When PCC = 00H.
  - 4. When X1 oscillator is stopped.
  - **5.** Including when LVIE (bit 4 of LVIM) = 1 in the  $\mu$ PD78F0124M1(A1) and 78F0124M2(A1).
  - **6.** When the  $\mu$ PD78F0124M1(A1) and 78F0124M2(A1) (including LVIE = 0) are selected and the internal oscillator is stopped. Peripheral operation current is not included.
  - 7. Including the current that flows through the AVREF pin.

# DC Characteristics (4/6): $\mu$ PD780121(A1), 780122(A1), 780123(A1), and 780124(A1) (TA = -40 to +110°C, 3.3 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 3.3 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol	C	al of P00 to P03, P10 to 4.0 V $\leq$ VDD $\leq$ 5.5 p. P70 to P77 al of P15 to P17, P30 to 3, P120, P130, P140 al of all pins 3.3 V $\leq$ VDD $\leq$ 5.5 pin for P00 to P03, P10 pin for P00 to P03, P10 pin for P60 to P63 pin for P60 to P63 al of P00 to P03, P10 to P77 al of P15 to P17, P30 to P3, P70 to P77 al of P15 to P17, P30 to P3, P60 to P63, P120, P150 to P63 pending pin for P65, P10 to P65, P60 to P65, P120, P150 to P65, P60 to P65, P120, P150 to P75 pending pin for P65, P120, P150 to P55.5 pending pin for P65, P150 to P65, P60 to P65, P120, P150 to P55.5 pending pin for P65, P150 to P1			TYP.	MAX.	Unit
Output current, high	Іон	Per pin		$4.0~V \leq V_{DD} \leq 5.5~V$			-4	mA
		Total of P00 to P03, P14, P70 to P77	P10 to	$4.0~V \leq V_{DD} \leq 5.5~V$			-20	mA
		Total of P15 to P17, P33, P120, P130, P		$4.0~V \leq V_{DD} \leq 5.5~V$			-20	mA
		Total of all pins		$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			-8	mA
Output current, low	loL	to P17, P30 to P33,	er pin for P00 to P03, P10 4.0 P17, P30 to P33, P70 to P7, P120, P130, P140				8	mA
		Per pin for P60 to P6	63	$4.0~V \leq V_{DD} \leq 5.5~V$			12	mA
		Total of P00 to P03, P14, P70 to P77	P10 to	$4.0~V \le V_{DD} \le 5.5~V$			24	mA
		Total of P15 to P17, P33, P60 to P63, P1 P130, P140		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V			24	mA
		Total of all pins		$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			8	mA
Input voltage, high	V <sub>IH1</sub>	P12, P13, P15			0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P03, P10, P1 P33, P70 to P77, P1			0.8V <sub>DD</sub>		V <sub>DD</sub>	٧
	V <sub>IH3</sub>	P20 to P27 <sup>Note</sup>			0.7AVREF		AVREF	V
	V <sub>IH4</sub>	P60, P61			0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH5</sub>	P62, P63	N-ch o	oen drain	0.7V <sub>DD</sub>		12	٧
			On-chi	o pull-up resistor	0.7V <sub>DD</sub>		V <sub>DD</sub>	<b>V</b>
	V <sub>IH6</sub>	X1, X2, XT1, XT2			$V_{\text{DD}}-0.5$		$V_{DD}$	٧
Input voltage, low	VIL1	P12, P13, P15			0		0.3V <sub>DD</sub>	V
	VIL2		00 to P03, P10, P11, P14, P16, P17, P30 to 33, P70 to P77, P120, P140, RESET		0		0.2V <sub>DD</sub>	V
	V <sub>IL3</sub>	P20 to P27 <sup>Note</sup>			0		0.3AVREF	V
	V <sub>IL4</sub>	P60, P61					0.3V <sub>DD</sub>	V
	V <sub>IL5</sub>	P62, P63			0		0.3V <sub>DD</sub>	V
	V <sub>IL6</sub>	X1, X2, XT1, XT2			0		0.4	V

**Note** When used as digital input ports, set  $AV_{REF} = V_{DD}$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## DC Characteristics (5/6): $\mu$ PD780121(A1), 780122(A1), 780123(A1), and 780124(A1) (TA = -40 to +110°C, 3.3 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 3.3 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

	Parameter	Symbol		Conditio	ns	MIN.	TYP.	MAX.	Unit
	Output voltage, high	Vон	Total of P00 to P14, P70 lон = -20 m/		$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	V <sub>DD</sub> - 1.0			V
				to P17, P30 0, P130, P140 A	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	V <sub>DD</sub> - 1.0			V
			$I$ он = $-100 \mu$	ıΑ	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	V <sub>DD</sub> - 0.5			V
	Output voltage, low	V <sub>OL1</sub>	Total of P00 to P14, P70 lo <sub>L</sub> = 24 mA	to P03, P10 to P77	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{IoL} = 8 \text{ mA}$			1.3	V
				to P17, P30 to P63, P120,	$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL} = 8~mA$			1.3	V
			IoL = 400 μA	l	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			0.4	V
*		V <sub>OL2</sub>	P60 to P63		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{IoL} = 12 \text{ mA}$			2.0	V
	Input leakage current, high	Ішні	$V_{I} = V_{DD}$		10 to P17, P30 to			10	μΑ
			VI = AVREF	P20 to P27				10	μΑ
		I <sub>LIH2</sub>	$V_{I} = V_{DD}$	X1, X2 <sup>Note 1</sup> , XT	1, XT2 <sup>Note 1</sup>			20	μΑ
		Ішнз	Vı = 12 V	P62, P63 (N-c	h open drain)			20	μΑ
	Input leakage current, low	ILIL1	V <sub>1</sub> = 0 V		10 to P17, P20 to 33, P60, P61, P70 to 40, RESET			-10	μΑ
		ILIL2		X1, X2 <sup>Note 1</sup> , XT	1, XT2 <sup>Note 1</sup>			-20	μΑ
		Ішз		P62, P63 (N-c	h open drain)			-10 <sup>Note 2</sup>	μΑ
	Output leakage current, high	Ісон	Vo = VDD					10	μΑ
	Output leakage current, low	ILOL	Vo = 0 V					-10	μΑ
	Pull-up resistance value	R∟	V1 = 0 V			10	30	120	kΩ

- Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.
  - 2. If no pull-up resistors are connected to P62 and P63 (specified by mask option) and port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to  $-55 \mu A$  flows during only one cycle. At all other times, the maximum leakage current is  $-10 \mu A$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## DC Characteristics (6/6): $\mu$ PD780121(A1), 780122(A1), 780123(A1), and 780124(A1) (TA = -40 to +110°C, 3.3 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 3.3 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Cond	itions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	X1 crystal oscillation operating mode <sup>Note 2</sup>	$f_{\text{NP}} = 10 \text{ MHz}$ $V_{\text{DD}} = 5.0 \text{ V} \pm 10\%^{\text{No}}$	When A/D converter is stopped  When A/D converter is operating <sup>Note 7</sup>		6.3 7.3	13.1 15.1	mA mA
	I <sub>DD2</sub>	X1 crystal oscillation HALT	fxp = 10 MHz V <sub>DD</sub> = 5.0 V ±10%	When peripheral functions are stopped		1.4	3.7	mA
		mode		When peripheral functions are operating			6.8	mA
	Іооз	Internal oscillation operating mode <sup>Note 4</sup>	$V_{\text{DD}} = 5.0~V~\pm10\%$			0.22	1.78	mA
	I <sub>DD4</sub>	Internal oscillation HALT mode Note 4	$V_{DD} = 5.0 \text{ V} \pm 10\%$	$V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 5.0 \text{ V} \pm 10\%$		60	1140	μΑ
	I <sub>DD5</sub>	32.768 kHz crystal oscillation operating mode <sup>Notes 4, 6</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$			31	1000	μΑ
	IDD6	32.768 kHz crystal oscillation HALT mode <sup>Notes 4, 6</sup>	V <sub>DD</sub> = 5.0 V ±10%			20	900	μΑ
	I <sub>DD7</sub>	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	POC: OFF, Internal oscillator: OFF		0.1	900	μΑ
				POC: OFF, Internal oscillator: ON		14	1200	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	900	μΑ
				POC: ON <sup>Note 5</sup> , Internal oscillator: ON		17.5	1000	$\mu$ A

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
  - 2. IDD1 includes peripheral operation current.
  - 3. When PCC = 00H.
  - 4. When X1 oscillator is stopped.
  - 5. Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
  - **6.** When POC-OFF (including LVIE = 0) is selected by a mask option and the internal oscillator is stopped. Peripheral operation current is not included.
  - 7. Including the current that flows through the AVREF pin.

## **AC Characteristics**


## (1) Basic operation

 $(T_{\text{A}} = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note 1}}, \ 3.3 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \ 3.3 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 

Parameter	Symbol		С	onditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main	X1 input	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	0.2		16	μs
instruction execution time)		system	·	4.0 V ≤ V <sub>DD</sub> < 4.5 V	0.238		16	μs
		clock operation		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	0.4		16	μs
		operation	Internal os	cillation clock	4.09	8.33	16.67	μs
		Subsystem	clock oper	ation	114	122	125	μs
Tl000, Tl010 input high-level width, low-level width	tтіно, tтіLo	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V		2/f <sub>sam</sub> + 0.1 Note 2			μs
		3.3 V ≤ V <sub>DI</sub>	V <sub>DD</sub> < 4.0 V		2/f <sub>sam</sub> + 0.2 <sup>Note 2</sup>			μs
TI50, TI51 input frequency	<b>f</b> T15	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V				10	MHz
		3.3 V ≤ V <sub>DI</sub>	o < 4.0 V				5	MHz
TI50, TI51 input high-level width,	<b>t</b> тін5,	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V		50			ns
low-level width	<b>t</b> TIL5	3.3 V ≤ V <sub>DI</sub>	o < 4.0 V		100			ns
Interrupt input high-level width, low-level width	tinth, tintl				1			μs
Key return input low-level width	tkr	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V		50			ns
		3.3 V ≤ V <sub>DI</sub>	o < 4.0 V		100			ns
RESET low-level width	trsL				10			μs

- **Notes 1.**  $T_A = -40 \text{ to } +110^{\circ}\text{C}$ :  $\mu\text{PD780121(A1)}$ , 780122(A1), 780123(A1), 780124(A1) $T_A = -40 \text{ to } +105^{\circ}\text{C}$ :  $\mu\text{PD78F0124(A1)}$ 
  - 2. Selection of  $f_{sam} = f_{XP}$ ,  $f_{XP}/4$ , or  $f_{XP}/256$  is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000 valid edge as the count clock,  $f_{sam} = f_{XP}$ .

## Tcy vs. Vdd (X1 Input Clock Operation)



### (2) Serial interface

$$(T_{A} = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note}}, \ 3.3 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}, \ 3.3 \text{ V} \leq \text{AV}_{REF} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$$

**Note** T<sub>A</sub> = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1) T<sub>A</sub> = -40 to +105°C:  $\mu$ PD78F0124(A1)

### (a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

## (b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps

## (c) 3-wire serial I/O mode (master mode, SCK10... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy1	$4.5~V \leq V_{DD} \leq 5.5~V$	200			ns
		$4.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	240			ns
		$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	400			ns
SCK10 high-/low-level width	t <sub>KH1</sub> ,		tксү1/2 – 10			ns
	t <sub>KL1</sub>					
SI10 setup time (to SCK10↑)	tsik1		30			ns
SI10 hold time (from SCK10↑)	tksi1		30			ns
Delay time from SCK10↓ to SO10 output	tkso1	C = 100 pF <sup>Note</sup>			30	ns


**Note** C is the load capacitance of the SCK10 and SO10 output lines.

## (d) 3-wire serial I/O mode (slave mode, SCK10... external clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy2		400			ns
SCK10 high-/low-level width	tkH2,		tксү2/2			ns
SI10 setup time (to SCK10↑)	tsik2		80			ns
SI10 hold time (from SCK10↑)	tksi2		50			ns
Delay time from SCK10↓ to SO10 output	tkso2	C = 100 pF <sup>Note</sup>			120	ns

Note C is the load capacitance of the SO10 output line.


## **AC Timing Test Points (Excluding X1 Input)**




## **Clock Timing**




## **TI Timing**






## **Interrupt Request Input Timing**




## **RESET** Input Timing



## **Serial Transfer Timing**

## 3-wire serial I/O mode:



**Remark** m = 1, 2

### A/D Converter Characteristics

 $(T_A = -40 \text{ to } +110^{\circ}C^{\text{Note } 1}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVref} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Notes 2, 3</sup>		4.0 V ≤ AVREF ≤ 5.5 V		±0.2	±0.6	%FSR
		3.3 V ≤ AVREF < 4.0 V		±0.3	±0.8	%FSR
Conversion time	tconv	4.0 V ≤ AVREF ≤ 5.5 V	14		60	μs
		3.3 V ≤ AVREF < 4.0 V	19		60	μs
Zero-scale error <sup>Notes 2, 3</sup>		4.0 V ≤ AVREF ≤ 5.5 V			±0.6	%FSR
		3.3 V ≤ AVREF < 4.0 V			±0.8	%FSR
Full-scale error <sup>Notes 2, 3</sup>		4.0 V ≤ AVREF ≤ 5.5 V			±0.6	%FSR
		3.3 V ≤ AVREF < 4.0 V			±0.8	%FSR
Integral non-linearity errorNote 2		4.0 V ≤ AVREF ≤ 5.5 V			±4.5	LSB
		3.3 V ≤ AVREF < 4.0 V			±6.5	LSB
Differential non-linearity errorNote 2		4.0 V ≤ AVREF ≤ 5.5 V			±2.0	LSB
		3.3 V ≤ AVREF < 4.0 V			±2.5	LSB
Analog input voltage	VAIN		AVss		AVREF	V

**Notes 1.** T<sub>A</sub> = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1) T<sub>A</sub> = -40 to +105°C:  $\mu$ PD78F0124(A1)

**2.** Excludes quantization error ( $\pm 1/2$  LSB).

3. This value is indicated as a ratio (%FSR) to the full-scale value.


## POC Circuit Characteristics ( $T_A = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note 1}}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>POC0</sub>	Mask option = 3.5 V <sup>Note 2</sup>	3.3	3.5	3.72	V
Power supply rise time	tртн	VDD: 0 V $ ightarrow$ 3.3 V	0.002			ms
Response delay time 1 Note 3	tртно	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 <sup>Note 4</sup>	<b>t</b> PD	When VDD falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

**Notes 1.**  $T_A = -40 \text{ to } +110^{\circ}\text{C}$ :  $\mu\text{PD780121(A1)}$ , 780122(A1), 780123(A1), 780124(A1) $T_A = -40 \text{ to } +105^{\circ}\text{C}$ :  $\mu\text{PD78F0124(A1)}$ 

- **2.** When flash memory version  $\mu$ PD78F0124M5(A1) or 78F0124M6(A1) is used
- 3. Time required from voltage detection to reset release.
- 4. Time required from voltage detection to internal reset output.

## **POC Circuit Timing**



## LVI Circuit Characteristics ( $T_A = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note 1}}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.52	V
	V <sub>LVI1</sub>		3.9	4.1	4.32	V
	V <sub>LVI2</sub>		3.7	3.9	4.12	V
	<b>V</b> LVI3		3.5	3.7	3.92	V
	V <sub>LVI4</sub>		3.3	3.5	3.72	V
Response time <sup>Note 2</sup>	<b>t</b> LD			0.2	2.0	ms
Minimum pulse width	tLW		0.2			ms
Reference voltage stabilization wait time <sup>Note 3</sup>	tlwaito			0.5	2.0	ms
Operation stabilization wait timeNote 4	tLWAIT1			0.1	0.2	ms


**Notes 1.** T<sub>A</sub> = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1) T<sub>A</sub> = -40 to +105°C:  $\mu$ PD78F0124(A1)

- 2. Time required from voltage detection to interrupt output or internal reset output.
- 3. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by mask option (when flash memory version  $\mu$ PD78F0124M1(A1) or 78F0124M2(A1) is used).
- 4. Time required from setting LVION to 1 to operation stabilization.

Remarks 1.  $V_{LVI0} > V_{LVI1} > V_{LVI2} > V_{LVI3} > V_{LVI4}$ 

**2.**  $V_{POCn} < V_{LVIm}$  (n = 0 or 1, m = 0 to 4)

### **LVI Circuit Timing**



## Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ( $T_A = -40 \text{ to } +110^{\circ}\text{C}^{\text{Note 1}}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR	When POC-OFF is selected by mask option Note 2	2.0		5.5	V
Release signal set time	tsrel		0			μs

**Notes 1.** T<sub>A</sub> = -40 to +110°C:  $\mu$ PD780121(A1), 780122(A1), 780123(A1), 780124(A1) T<sub>A</sub> = -40 to +105°C:  $\mu$ PD78F0124(A1)

2. When flash memory version  $\mu$ PD78F0124M1(A1) or 78F0124M2(A1) is used

### Flash Memory Programming Characteristics: µPD78F0124(A1)

(TA = +10 to +60°C, 3.3 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 3.3 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)

#### (1) Write erase characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>PP</sub> supply voltage	V <sub>PP2</sub>	During flash memory programming	9.7	10.0	10.3	V
V <sub>DD</sub> supply current	IDD	When $V_{PP} = V_{PP2}$ , $f_{XP} = 10$ MHz, $V_{DD} = 5.5$ V			37	mA
V <sub>PP</sub> supply current	IPP	VPP = VPP2			100	mA
Step erase time <sup>Note 1</sup>	Ter		0.199	0.2	0.201	s
Overall erase time <sup>Note 2</sup>	Tera	When step erase time = 0.2 s			20	s/chip
Writeback time <sup>Note 3</sup>	Twb		49.4	50	50.6	ms
Number of writebacks per 1 writeback command <sup>Note 4</sup>	Cwb	When writeback time = 50 ms			60	Times
Number of erases/writebacks	Cerwb				16	Times
Step write timeNote 5	Twr		48	50	52	μs
Overall write time per word <sup>Note 6</sup>	Twrw	When step write time = 50 $\mu$ s (1 word = 1 byte)	48		520	μs
Number of rewrites per chip <sup>Note 7</sup>	Cerwr	1 erase + 1 write after erase = 1 rewrite			20	Times/ area

**Notes 1.** The recommended setting value of the step erase time is  $0.2 \ s.$ 

- 2. The prewrite time before erasure and the erase verify time (writeback time) are not included.
- **3.** The recommended setting value of the writeback time is 50 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the number of retries must be the maximum value minus the number of commands issued.
- **5.** The recommended setting value of the step write time is 50  $\mu$ s.
- **6.** The actual write time per word is 100  $\mu$ s longer. The internal verify time during or after a write is not included.
- **7.** When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.


Shipped product  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P: 3 rewrites Shipped product  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P: 3 rewrites

**Remark** The range of the operating clock during flash memory programming is the same as the range during normal operation.

## (2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from VDD↑ to VPP↑	top		10			μs
Release time from V <sub>PP</sub> ↑ to RESET↑	tpr		10			μs
V <sub>PP</sub> pulse input start time from RESET↑	trp		2			ms
VPP pulse high-/low-level width	tpw		8			μs
V <sub>PP</sub> pulse input end time from RESET↑	trpe				14	ms
VPP pulse low-level input voltage	V <sub>PPL</sub>		0.8V <sub>DD</sub>		1.2V <sub>DD</sub>	V
VPP pulse high-level input voltage	V <sub>PPH</sub>		9.7	10.0	10.3	V

## **Flash Write Mode Setting Timing**



## CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)

Target products:  $\mu$ PD780121(A2), 780122(A2), 780123(A2), 780124(A2)

Caution Be sure to connect the REGC pin of (A2) grade products directly to VDD.

## Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ ) (1/2)

Parameter	Symbol		Condi	tions	Ratings	Unit
Supply voltage	V <sub>DD</sub>				-0.3 to +6.5	٧
	EV <sub>DD</sub>				-0.3 to +6.5	٧
	REGC				-0.3 to +6.5	٧
	Vss				-0.3 to +0.3	٧
	EVss				-0.3 to +0.3	٧
	AVREF				$-0.3$ to $V_{DD} + 0.3^{Note}$	٧
	AVss				-0.3 to +0.3	V
Input voltage	VII	to P33, P6	•	17, P20 to P27, P30 to P77, P120, T2, RESET	-0.3 to V <sub>DD</sub> + $0.3$ <sup>Note</sup>	V
	V <sub>12</sub>	P62, P63	N-ch op	en drain	-0.3 to +13	٧
			On-chip	pull-up resistor	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
Output voltage	Vo				-0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>	V
Analog input voltage	Van				AVss $-0.3$ to AVREF $+0.3$ <sup>Note</sup> and $-0.3$ to VDD $+0.3$ <sup>Note</sup>	V
Output current, high	Іон	Per pin			-7	mA
			P00 to P03, P77	, P10 to P14, P70 to	-21	mA
			P15 to P17, P130, P140	, P30 to P33, P120,	-21	mA

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ ) (2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, low	Іог	Per pin	P00 to P03, P10 to P17, P30 to P33, P70 to P77, P120, P130, P140	14	mA
			P60 to P63	21	mA
		Total of all pins	P00 to P03, P10 to P14, P70 to P77	24.5	mA
		49 mA	P15 to P17, P30 to P33, P60 to P63, P120, P130, P140	24.5	mA
Operating ambient temperature	Та	In norma	I operation mode	-40 to +125	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

#### **X1 Oscillator Characteristics**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le V_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	Vss X1 X2	Oscillation frequency	$4.0 \text{ V} \le \text{V}_{DD} < 5.5 \text{ V}$	2.0		8.38	MHz
resonator <sup>Note 2</sup>	C1= C2=	(fxp) <sup>Note 1</sup>	3.3 V ≤ V <sub>DD</sub> < 4.0 V	2.0		5.0	
Crystal	Vss X1 X2	Oscillation frequency	$4.0~\text{V} \leq \text{V}_{\text{DD}} < 5.5~\text{V}$	2.0		8.38	MHz
resonator <sup>Note 2</sup>	C1= C2=	(fxp) <sup>Note 1</sup>	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	2.0		5.0	
External	X1 X2	X1 input frequency	$4.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 5.5~\textrm{V}$	2.0		8.38	MHz
clock <sup>Note 2</sup>		(fxp) <sup>Note 1</sup>	$3.3~V \leq V_{DD} < 4.0~V$	2.0		5.0	
		X1 input high-/low-	$4.0~\text{V} \leq \text{V}_{\text{DD}} < 5.5~\text{V}$	56		500	ns
	$\vdash$	level width (txpн, txpl)	$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	96		500	

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
  - 2. Connect the REGC pin directly to VDD.
- Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - · Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - Since the CPU is started by the internal oscillation clock after reset is released, check the
    oscillation stabilization time of the X1 input clock using the oscillation stabilization time counter
    status register (OSTC). Determine the oscillation stabilization time of the OSTC register and
    oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation
    stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### **Internal Oscillator Characteristics**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le V_{DD}, \text{Vss} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Internal oscillator	Oscillation frequency (fR)		120	240	495	kHz

#### **Subsystem Clock Oscillator Characteristics**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVREF} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT2 XT1	Oscillation frequency (fxr) <sup>Note</sup>		32	32.768	35	kHz
External clock	XT2 XT1	XT1 input frequency (fxr) <sup>Note</sup>		32		38.5	kHz
	7	XT1 input high-/low-level width (txth, txtl)		12		15	μs

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## DC Characteristics (1/3)

## $(T_{\text{A}} = -40 \text{ to } +125^{\circ}\text{C}, \ 3.3 \ \text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \ 3.3 \ \text{V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \ \text{V})$

Parameter	Symbol	C	Condition	s	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin		$4.0~V \leq V_{DD} \leq 5.5~V$			-3.5	mA
		Total of P00 to P03, P14, P70 to P77	P10 to	$4.0~V \le V_{DD} \le 5.5~V$			-17.5	mA
		Total of P15 to P17, P33, P120, P130, P		$4.0~V \le V_{DD} \le 5.5~V$			-17.5	mA
		Total of all pins		$3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			-7	mA
Output current, low	loL	to P17, P30 to P33,	Per pin for P00 to P03, P10 4.0 V ≤ 0 P17, P30 to P33, P70 to P17, P120, P130, P140				7	mA
		Per pin for P60 to P6	63	$4.0~V \leq V_{DD} \leq 5.5~V$			10.5	mA
		Total of P00 to P03, P14, P70 to P77	P10 to	$4.0~V \le V_{DD} \le 5.5~V$			21	mA
		Total of P15 to P17, P33, P60 to P63, P1 P130, P140		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V			21	mA
		Total of all pins		$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			7	mA
Input voltage, high	V <sub>IH1</sub>	P12, P13, P15			0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P03, P10, P1 P33, P70 to P77, P1	, ,		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	P20 to P27 <sup>Note</sup>			0.7AVREF		AVREF	V
	V <sub>IH4</sub>	P60, P61			0.75V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH5</sub>	P62, P63	N-ch o	pen drain	0.7V <sub>DD</sub>		12	V
			On-chi	pull-up resistor	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH6</sub>	X1, X2, XT1, XT2			V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Input voltage, low	V <sub>IL1</sub>	P12, P13, P15			0		0.3V <sub>DD</sub>	V
	VIL2		P00 to P03, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140, RESET		0		0.2V <sub>DD</sub>	V
	V <sub>IL3</sub>	P20 to P27 <sup>Note</sup>			0		0.3AVREF	V
	V <sub>IL4</sub>	P60, P61			0		0.25V <sub>DD</sub>	V
	V <sub>IL5</sub>	P62, P63			0		0.3V <sub>DD</sub>	V
	V <sub>IL6</sub>	X1, X2, XT1, XT2			0		0.4	V

**Note** When used as digital input ports, set  $AV_{REF} = V_{DD}$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

### DC Characteristics (2/3)

## (Ta = -40 to +125°C, 3.3 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 3.3 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

	Parameter	Symbol		Conditio	MIN.	TYP.	MAX.	Unit	
	Output voltage, high	Vон	Total of P00 to P14, P70 lон = -17.5 r		$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{I}_{\text{OH}} = -3.5 \text{ mA}$	V <sub>DD</sub> - 1.0			V
				to P17, P30 0, P130, P140 mA	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{I}_{\text{OH}} = -3.5 \text{ mA}$	V <sub>DD</sub> - 1.0			V
			$I$ он = $-100 \mu$	ıΑ	$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	V <sub>DD</sub> - 0.5			٧
	Output voltage, low	V <sub>OL1</sub>	Total of P00 to P14, P70 loL = 21 mA	to P03, P10 to P77	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{IoL} = 7 \text{ mA}$			1.3	V
				to P17, P30 to P63, P120,	$4.0~V \leq V_{DD} \leq 5.5~V,$ $I_{OL} = 7~mA$			1.3	V
			IoL = 400 μA		$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$			0.4	٧
*		V <sub>OL2</sub>	P60 to P63		$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ IoL = 10.5  mA			2.0	V
	Input leakage current, high	Ішні	$V_{I} = V_{DD}$		10 to P17, P30 to , P70 to P77, P120,			10	μΑ
			Vi = AVREF	P20 to P27				10	μΑ
		ILIH2	$V_{I} = V_{DD}$	X1, X2 <sup>Note 1</sup> , XT	1, XT2 <sup>Note 1</sup>			20	μΑ
		Інз	Vı = 12 V	P62, P63 (N-c	h open drain)			40	μΑ
	Input leakage current, low	ILIL1	$V_I = 0 V$		10 to P17, P20 to 33, P60, P61, P70 to 40, RESET			-10	μΑ
		ILIL2		X1, X2 <sup>Note 1</sup> , XT	1, XT2 <sup>Note 1</sup>			-20	μΑ
		Ішз		P62, P63 (N-c	h open drain)			-10 <sup>Note 2</sup>	μΑ
	Output leakage current, high	Ісон	$V_0 = V_{DD}$	o = V <sub>DD</sub>				10	μΑ
	Output leakage current, low	ILOL	Vo = 0 V	o = 0 V				-10	μΑ
	Pull-up resistance value	RL	V1 = 0 V			10	30	120	kΩ

Notes 1. When the inverse level of X1 is input to X2 and the inverse level of XT1 is input to XT2.

2. If there is no on-chip pull-up resistor for P62 and P63 (specified by a mask option) and if port 6 has been set to input mode when a read instruction is executed to read from port 6, a low-level input leakage current of up to  $-55 \mu A$  flows during only one cycle. At all other times, the maximum leakage current is  $-10 \mu A$ .

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

### DC Characteristics (3/3)

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AV}_{REF} \le V_{DD}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Cond	Conditions				MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	X1 crystal oscillation	$f_{XP} = 8.38 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%^{No}$	ote 3	When A/D converter is stopped When A/D converter is		5.5	11.9	mA
		operating mode <sup>Note 2</sup>			operating <sup>Note 7</sup>		6.5	13.9	mA
	I <sub>DD2</sub>	X1 crystal oscillation HALT	$f_{XP} = 8.38 \text{ MHz}$ $V_{DD} = 5.0 \text{ V} \pm 10\%^{No}$		When peripheral functions are stopped		1.3	4.0	mA
		mode			When peripheral functions are operating			6.7	mA
	I <sub>DD3</sub>	Internal oscillation operating mode <sup>Note 4</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$				0.22	2.28	mA
	IDD4	Internal oscillation HALT mode <sup>Note 4</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$	$V_{DD} = 5.0 \text{ V} \pm 10\%$			60	1640	μΑ
	I <sub>DD5</sub>	32.768 kHz crystal oscillation operating mode <sup>Notes 4, 6</sup>	$V_{DD} = 5.0 \text{ V} \pm 10\%$				31	1500	μΑ
	IDD6	32.768 kHz crystal oscillation HALT mode <sup>Notes 4, 6</sup>	$V_{\text{DD}} = 5.0~V~\pm10\%$				20	1400	μΑ
	I <sub>DD7</sub>	STOP mode	$V_{\text{DD}} = 5.0 \text{ V} \pm \! 10\%$	POC	: OFF, Internal oscillator: OFF		0.1	1400	μΑ
				POC	: OFF, Internal oscillator: ON		14	1500	μΑ
				POC	:: ON <sup>Note 5</sup> , Internal oscillator: OFF		3.5	1400	μΑ
				POC	: ONNote 5, Internal oscillator: ON		17.5	1500	$\mu$ A

- **Notes 1.** Total current flowing through the internal power supply (VDD). Peripheral operation current is included (however, the current that flows through the pull-up resistors of ports is not included).
  - 2. IDD1 includes peripheral operation current.
  - 3. When PCC = 00H.
  - 4. When X1 oscillator is stopped.
  - 5. Including when LVIE (bit 4 of LVIM) = 1 with POC-OFF selected by a mask option.
  - **6.** When POC-OFF (including LVIE = 0) is selected by a mask option and the internal oscillator is stopped. Peripheral operation current is not included.
  - 7. Including the current that flows through the AVREF pin.

## **AC Characteristics**


## (1) Basic operation

(TA = -40 to +125°C, 3.3 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 3.3 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol		Conditions			TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	X1 input	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	0.238		16	μs
instruction execution time)		system	clock	$3.3 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	0.4		16	μs
		clock operation	Internal os	cillation clock	4.04	8.33	16.67	μs
		Subsystem	n clock oper	ation	114	122	125	μs
TI000, TI010 input high-level width, low-level width	tтіно, tтіLo	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V		2/f <sub>sam</sub> + 0.1 Note			μs
		3.3 V ≤ V <sub>DI</sub>	3.3 V ≤ V <sub>DD</sub> < 4.0 V					μs
TI50, TI51 input frequency	<b>f</b> T15	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V				8.38	MHz
		3.3 V ≤ V <sub>DI</sub>	o < 4.0 V				5	MHz
TI50, TI51 input high-level width,	<b>t</b> тін5,	4.0 V ≤ V <sub>DI</sub>	o ≤ 5.5 V		59.6			ns
low-level width	t <sub>TIL5</sub>	3.3 V ≤ V <sub>DI</sub>	o < 4.0 V		100			ns
Interrupt input high-level width, low-level width	tinth, tintl							μs
Key return input low-level width	<b>t</b> kr	4.0 V ≤ V <sub>DI</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		59.6			ns
		3.3 V ≤ V <sub>DI</sub>	o < 4.0 V		100			ns
RESET low-level width	trsl			·	10			μs

**Note** Selection of  $f_{sam} = f_{XP}$ ,  $f_{XP}/4$ , or  $f_{XP}/256$  is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the Tl000 valid edge as the count clock,  $f_{sam} = f_{XP}$ .

## Tcy vs. Vdd (X1 Input Clock Operation)



## (2) Serial interface

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 3.3 \text{ V} \le \text{Vdd} = \text{EVdd} \le 5.5 \text{ V}, 3.3 \text{ V} \le \text{AVREF} \le \text{Vdd}, \text{Vss} = \text{EVss} = \text{AVss} = 0 \text{ V})$ 

## (a) UART mode (UART6, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					261.9	kbps

## (b) UART mode (UART0, dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					261.9	kbps

## (c) 3-wire serial I/O mode (master mode, SCK10... internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcY1	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	240			ns
		$3.3 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$	400			ns
SCK10 high-/low-level width	<b>t</b> кн1,		tkcy1/2 - 10			ns
	t <sub>KL1</sub>					
SI10 setup time (to SCK10↑)	tsıĸı		30			ns
SI10 hold time (from SCK10↑)	tksi1		30			ns
Delay time from SCK10↓ to	tkso1	C = 100 pF <sup>Note</sup>			30	ns
SO10 output						

**Note** C is the load capacitance of the SCK10 and SO10 output lines.


## (d) 3-wire serial I/O mode (slave mode, SCK10... external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK10 cycle time	tkcy2		400			ns
SCK10 high-/low-level width	tkH2,		tксү2/2			ns
SI10 setup time (to SCK10↑)	tsik2		80			ns
SI10 hold time (from SCK10↑)	t <sub>KSI2</sub>		50			ns
Delay time from <del>SCK10</del> ↓ to SO10 output	tkso2	C = 100 pF <sup>Note</sup>			120	ns


**Note** C is the load capacitance of the SO10 output line.

## **AC Timing Test Points (Excluding X1 Input)**


XT1 input




## **Clock Timing**




## **TI Timing**




VIL6 (MAX.)



## **Interrupt Request Input Timing**




## **RESET** Input Timing



## **Serial Transfer Timing**

## 3-wire serial I/O mode:



 $\textbf{Remark} \quad m=1,\,2$ 

### A/D Converter Characteristics

(Ta = -40 to +125°C, 3.3 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 3.3 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Notes 1, 2</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V		±0.2	±0.7	%FSR
		3.3 V ≤ AV <sub>REF</sub> < 4.0 V		±0.3	±0.9	%FSR
Conversion time	tconv	4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V	16		48	μs
		$3.3 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$	19		48	μs
Zero-scale error <sup>Notes 1, 2</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±0.7	%FSR
		3.3 V ≤ AV <sub>REF</sub> < 4.0 V			±0.9	%FSR
Full-scale error <sup>Notes 1, 2</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±0.7	%FSR
		3.3 V ≤ AVREF < 4.0 V			±0.9	%FSR
Integral non-linearity error <sup>Note 1</sup>		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±5.5	LSB
		$3.3 \text{ V} \le \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±7.5	LSB
Differential non-linearity error Note 1		4.0 V ≤ AV <sub>REF</sub> ≤ 5.5 V			±2.5	LSB
		3.3 V ≤ AV <sub>REF</sub> < 4.0 V			±3.0	LSB
Analog input voltage	VIAN		AVss		AVREF	٧

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.


## POC Circuit Characteristics ( $T_A = -40 \text{ to } +125^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>POC0</sub>	Mask option = 3.5 V	3.3	3.5	3.76	V
Power supply rise time	tртн	VDD: $0 \text{ V} \rightarrow 3.3 \text{ V}$	0.002			ms
Response delay time 1 <sup>Note 1</sup>	<b>t</b> ртнD	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 <sup>Note 2</sup>	tpD	When VDD falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

**Notes 1.** Time required from voltage detection to reset release.

2. Time required from voltage detection to internal reset output.

## **POC Circuit Timing**



## LVI Circuit Characteristics ( $T_A = -40 \text{ to } +125^{\circ}\text{C}$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>LVI0</sub>		4.1	4.3	4.56	V
	V <sub>LVI1</sub>		3.9	4.1	4.36	V
	V <sub>LVI2</sub>		3.7	3.9	4.16	V
	VLVI3		3.5	3.7	3.96	V
	V <sub>LVI4</sub>		3.3	3.5	3.76	V
Response time <sup>Note 1</sup>	<b>t</b> LD			0.2	2.0	ms
Minimum pulse width	tLW		0.2			ms
Reference voltage stabilization wait time <sup>Note 2</sup>	tlwaito			0.5	2.0	ms
Operation stabilization wait time Note 3	tLWAIT1			0.1	0.2	ms

- **Notes 1.** Time required from voltage detection to interrupt output or internal reset output.
  - 2. Time required from setting LVIE to 1 to reference voltage stabilization when POC-OFF is selected by the mask option.
  - 3. Time required from setting LVION to 1 to operation stabilization.

**Remarks 1.**  $V_{LVI0} > V_{LVI1} > V_{LVI2} > V_{LVI3} > V_{LVI4}$ 

**2.**  $V_{POCn} < V_{LVIm}$  (n = 0 or 1, m = 0 to 4)

## **LVI Circuit Timing**




## Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +125°C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR	When POC-OFF is selected by mask option	2.0		5.5	V
Release signal set time	tsrel		0			μs


## **CHAPTER 31 PACKAGE DRAWING**

## 52-PIN PLASTIC LQFP (10x10)



detail of lead end





ITEM	MILLIMETERS
Α	12.0±0.2
В	10.0±0.2
С	10.0±0.2
D	12.0±0.2
F	1.1
G	1.1
Н	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.0±0.2
L	0.5
М	$0.17^{+0.03}_{-0.05}$
N	0.10
P	1.4
Q	0.1±0.05
R	3°+4° -3°
S	1.5±0.1
Т	0.25
U	0.6±0.15
	\$52GR-65-8FT-2

S52GB-65-8ET-2

### **CHAPTER 32 RECOMMENDED SOLDERING CONDITIONS**

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 32-1. Surface Mounting Type Soldering Conditions (1/2)

(1)  $\mu$ PD780121GB-xxx-8ET, 780122GB-xxx-8ET, 780123GB-xxx-8ET, 780124GB-xxx-8ET,  $\mu$ PD780121GB(A)-xxx-8ET, 780122GB(A)-xxx-8ET, 780123GB(A)-xxx-8ET, 780124GB(A)-xxx-8ET,  $\mu$ PD780121GB(A1)-xxx-8ET, 780122GB(A1)-xxx-8ET, 780123GB(A1)-xxx-8ET, 780124GB(A1)-xxx-8ET,  $\mu$ PD780121GB(A2)-xxx-8ET, 780122GB(A2)-xxx-8ET, 780123GB(A2)-xxx-8ET, 780124GB(A2)-xxx-8ET

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 32-1. Surface Mounting Type Soldering Conditions (2/2)

(2)  $\mu$ PD78F0124M1GB-8ET, 78F0124M2GB-8ET, 78F0124M3GB-8ET, 78F0124M4GB-8ET,  $\mu$ PD78F0124M5GB-8ET, 78F0124M6GB-8ET, 78F0124M1GB(A)-8ET,  $\mu$ PD78F0124M2GB(A)-8ET, 78F0124M3GB(A)-8ET, 78F0124M4GB(A)-8ET,  $\mu$ PD78F0124M5GB(A)-8ET, 78F0124M6GB(A)-8ET, 78F0124M1GB(A1)-8ET,  $\mu$ PD78F0124M2GB(A1)-8ET, 78F0124M5GB(A1)-8ET, 78F0124M6GB(A1)-8ET

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-103-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	WS60-103-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

\* (3)  $\mu$ PD780121GB-xxx-8ET-A, 780122GB-xxx-8ET-A, 780123GB-xxx-8ET-A, 780124GB-xxx-8ET-A,  $\mu$ PD78F0124M1GB-8ET-A, 78F0124M2GB-8ET-A, 78F0124M3GB-8ET-A, 78F0124M4GB-8ET-A,  $\mu$ PD78F0124M5GB-8ET-A, 78F0124M6GB-8ET-A

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Wave soldering	For details, contact an NEC Electronics sales representative.	-
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

**Remark** Products that have the part numbers suffixed by "-A" are lead-free products.

## **CHAPTER 33 CAUTIONS FOR WAIT**

### 33.1 Cautions for Wait

This product has two internal system buses.

One is a CPU bus and the other is a peripheral bus that interfaces with the low-speed peripheral hardware.

Because the clock of the CPU bus and the clock of the peripheral bus are asynchronous, unexpected illegal data may be passed if an access to the CPU conflicts with an access to the peripheral hardware.

When accessing the peripheral hardware that may cause a conflict, therefore, the CPU repeatedly executes processing, until the correct data is passed.

As a result, the CPU does not start the next instruction processing but waits. If this happens, the number of execution clocks of an instruction increases by the number of wait clocks (for the number of wait clocks, refer to **Table 33-1**). This must be noted when real-time processing is performed.

## 33.2 Peripheral Hardware That Generates Wait

Table 33-1 lists the registers that issue a wait request when accessed by the CPU, and the number of CPU wait clocks.

Table 33-1. Registers That Generate Wait and Number of CPU Wait Clocks

Peripheral Hardware	Register	Access	Number of Wait Clocks			
Watchdog timer	WDTM	Write	3 clocks (fixed)			
Serial interface UART0	ASIS0	Read	1 clock (fixed)			
Serial interface UART6	ASIS6	Read	1 clock (fixed)			
A/D converter	ADM	Write	2 to 5 clocks <sup>Note</sup>			
	ADS	Write	(when ADM.5 flag = "1")			
	PFM	Write	2 to 9 clocks <sup>Note</sup> (when ADM.5 flag = "0")			
	PFT	Write	(wilding like in a graph of the state of the			
	ADCR	Read	1 to 5 clocks (when ADM.5 flag = "1") 1 to 9 clocks (when ADM.5 flag = "0")			
	<pre><calculating clocks="" maximum="" number="" of="" wait=""> {(1/fmacro) × 2/(1/fcpu)} + 1  *The result after the decimal point is truncated if it is less than tcpuL after it has been multiplied by (1/fcpu), and is rounded up if it exceeds tcpuL. fmacro: Macro operating frequency</calculating></pre>					

Note No wait cycle is generated for the CPU if the number of wait clocks calculated by the above expression is 1.

Caution When the CPU is operating on the subsystem clock and the X1 input clock is stopped (MCC = 1), do not access the registers listed above using an access method in which a wait request is issued.

Remark The clock is the CPU clock (fcpu).

## 33.3 Example of Wait Occurrence

## <1> Watchdog timer

<On execution of MOV WDTM, A> Number of execution clocks: 8

(5 clocks when data is written to a register that does not issue a wait (MOV sfr, A).)

<On execution of MOV WDTM, #byte>
Number of execution clocks: 10

(7 clocks when data is written to a register that does not issue a wait (MOV sfr, #byte).)

## <2> Serial interface UART6

<On execution of MOV A, ASIS6> Number of execution clocks: 6

(5 clocks when data is read from a register that does not issue a wait (MOV A, sfr).)

## <3> A/D converter

Table 33-2. Number of Wait Clocks and Number of Execution Clocks on Occurrence of Wait (A/D Converter)

<On execution of MOV ADM, A; MOV ADS, A; or MOV A, ADCR>

• When fx = 10 MHz, tcpuL = 50 ns

Value of Bit 5 (FR2) of ADM Register	fcpu	Number of Wait Clocks	Number of Execution Clocks
0	fx	9 clocks	14 clocks
	fx/2	5 clocks	10 clocks
	fx/2 <sup>2</sup>	3 clocks	8 clocks
	fx/2 <sup>3</sup>	2 clocks	7 clocks
	fx/2 <sup>4</sup>	0 clocks (1 clock <sup>Note</sup> )	5 clocks (6 clocks <sup>Note</sup> )
1	fx	5 clocks	10 clocks
	fx/2	3 clocks	8 clocks
	fx/2 <sup>2</sup>	2 clocks	7 clocks
	fx/2 <sup>3</sup>	0 clocks (1 clock <sup>Note</sup> )	5 clocks (6 clocks <sup>Note</sup> )
	fx/2 <sup>4</sup>	0 clocks (1 clock <sup>Note</sup> )	5 clocks (6 clocks <sup>Note</sup> )

Note On execution of MOV A, ADCR

**Remark** The clock is the CPU clock (fcpu).

fx: X1 input clock oscillation frequency tcput: Low-level width of CPU clock

## APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the 78K0/KD1. Figure A-1 shows the development tool configuration.

## • Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT<sup>™</sup> compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.


## Windows<sup>™</sup>

Unless otherwise specified, "Windows" means the following OSs.

- Windows 3.1
- Windows 95
- Windows 98
- Windows NT<sup>™</sup> Ver. 4.0
- Windows 2000
- Windows XP

Figure A-1. Development Tool Configuration (1/3)


## (1) When using the in-circuit emulator IE-78K0-NS or IE-78K0-NS-A



- **Notes 1.** The C library source file is not included in the software package.
  - **2.** The project manager PM plus is included in the assembler package. PM plus is only used for Windows.
  - 3. Products other than in-circuit emulators IE-78K0-NS and IE-78K0-NS-A are all sold separately.

Figure A-1. Development Tool Configuration (2/3)


## (2) When using the in-circuit emulator IE-78K0K1-ET



- Notes 1. The C library source file is not included in the software package.
  - 2. The project manager PM plus is included in the assembler package. PM plus is only used for Windows.
  - **3.** In-circuit emulator IE-78K0K1-ET is supplied with integrated debugger ID78K0-NS, a device file, power supply unit, and PCI bus interface adapter IE-70000-PCI-IF-A. Any other products are sold separately.

Figure A-1. Development Tool Configuration (3/3)

## ★ (3) When using the in-circuit emulator QB-78K0KX1H




**Notes 1.** The C library source file is not included in the software package.

- **2.** The project manager PM plus is included in the assembler package. PM plus is only used for Windows.
- **3.** In-circuit emulator QB-78K0KX1H is supplied with integrated debugger ID78K0-QB, flash memory programmer PG-FPL (unsupported in the 78K0/Kx1 products), power supply unit, and USB interface cable. Any other products are sold separately.

### A.1 Software Package

SP78K0	Development tools (software) common to the 78K/0 Series are combined in this package.
78K/0 Series software package	Part number: µSxxxSP78K0

**Remark** xxxx in the part number differs depending on the host machine and OS used.



## A.2 Language Processing Software

RA78K0	This assembler converts programs written in mnemonics into object codes executable	
Assembler package	with a microcontroller.	
· -	This assembler is also provided with functions capable of automatically creating symbol	
	tables and branch instruction optimization.	
	This assembler should be used in combination with a device file (DF780124) (sold	
	separately).	
	<pre><precaution environment="" in="" pc="" ra78k0="" using="" when=""></precaution></pre>	
	This assembler package is a DOS-based application. It can also be used in Windows,	
	however, by using the Project Manager (included in assembler package) on Windows.	
	Part number: μSxxxRA78K0	
CC78K0	This compiler converts programs written in C language into object codes executable with	
C compiler package	a microcontroller.	
	This compiler should be used in combination with an assembler package and device file	
	(both sold separately).	
	<pre><precaution cc78k0="" environment="" in="" pc="" using="" when=""></precaution></pre>	
	This C compiler package is a DOS-based application. It can also be used in Windows,	
	however, by using the Project Manager (included in assembler package) on Windows.	
	Part number: μSxxxCC78K0	
DF780124 <sup>Note 1</sup>	This file contains information peculiar to the device.	
Device file	This device file should be used in combination with a tool (RA78K0, CC78K0, SM78K0,	
	ID78K0-NS, ID78K0, and ID78K0-QB) (all sold separately).	
	The corresponding OS and host machine differ depending on the tool to be used.	
	Part number: μSxxxDF780124	
CC78K0-L <sup>Note 2</sup>	This is a source file of the functions that configure the object library included in the C	
C library source file	compiler package.	
	This file is required to match the object library included in the C compiler package to the	
	user's specifications.	
	Since this is a source file, its working environment does not depend on any particular	
	operating system.	
	Part number: μSxxxCC78K0-L	

- Notes 1. The DF780124 can be used in common with the RA78K0, CC78K0, SM78K0, ID78K0-NS, ID78K0, and ID78K0-QB.
  - 2. The CC78K0-L is not included in the software package (SP78K0).

 $\textbf{Remark} \quad \times\!\!\times\!\!\times \text{ in the part number differs depending on the host machine and OS used.}$ 

 $\begin{array}{l} \mu \text{S} \times \times \times \text{RA78K0} \\ \mu \text{S} \times \times \times \text{CC78K0} \\ \mu \text{S} \times \times \times \times \text{CC78K0-L} \end{array}$ 

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3P17	HP9000 series 700 <sup>™</sup>	HP-UX <sup>™</sup> (Rel. 10.10)	
3K17	SPARCstation <sup>™</sup>	SunOS <sup>™</sup> (Rel. 4.1.4) Solaris <sup>™</sup> (Rel. 2.5.1)	



××××	Host Machine	os	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT compatibles	Windows (English version)	

#### **★ A.3 Control Software**

PM plus	This is control software designed to enable efficient user program development in the
Project manager	Windows environment. All operations used in development of a user program, such as
	starting the editor, building, and starting the debugger, can be performed from PM plus.
	<caution></caution>
	PM plus is included in the assembler package (RA78K0).
	It can only be used in Windows.

## A.4 Flash Memory Writing Tools

Flashpro III	Flash programmer dedicated to microcontrollers with on-chip flash memory.
(part number: FL-PR3, PG-FP3)	
Flashpro IV	
(part number: FL-PR4, PG-FP4)	
Flash programmer	
FA-52GB-8ET	Flash memory writing adapter used connected to the Flashpro III/Flashpro IV.
Flash memory writing adapter	FA-52GB-8ET: For 52-pin plastic LQFP (GB-8ET type)

Remark FL-PR3, FL-PR4, and FA-52GB-8ET are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

### A.5 Debugging Tools (Hardware)

## A.5.1 When using in-circuit emulator IE-78K0-NS or IE-78K0-NS-A

**Remark** Operations where the oscillation frequencies exceed 10 MHz are only supported in IE-78K0-NS control code N or later, IE-78K0-NS-A control code G or later, and IE-780148-NS-EM1 control code E or later.

IE-78K0-NS In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It corresponds to the integrated debugger (ID78K0-NS). This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-78K0-NS-PA Performance board		This board is connected to the IE-78K0-NS to expand its functions. Adding this board adds a coverage function and enhances debugging functions such as tracer and timer functions.
IE-78K0-NS-A In-circuit emulato	r	Product that combines the IE-78K0-NS and IE-78K0-NS-PA
IE-70000-MC-PS Power supply uni	_	This adapter is used for supplying power from a 100 V to 240 V AC outlet.
IE-70000-98-IF-C Interface adapter		This adapter is required when using a PC-9800 series computer (except notebook type) as the host machine (C bus compatible).
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).
IE-70000-PC-IF-C Interface adapter		This adapter is required when using an IBM PC/AT compatible computer as the host machine (ISA bus compatible).
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine.
IE-780148-NS-EM1 Emulation board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.
NP-H52GB-TQ Emulation probe		This emulation probe is used to connect the in-circuit emulator and target system, and is designed for a 52-pin plastic LQFP (GB-8ET type).
	TGB-052SBP Conversion adapter	This conversion adapter is used to connect the NP-H52GB-TQ and target system board to which a 52-pin plastic LQFP (GB-8ET type) can be connected.

Remarks 1. NP-H52GB-TQ is a product of Naito Densei Machida Mfg. Co., Ltd. TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

2. TGB-052SBP is a product of TOKYO ELETECH CORPORATION.

For further information, contact: Daimaru Kogyo, Ltd.

Tokyo Electronics Department (TEL +81-3-3820-7112)

Osaka Electronics Department (TEL +81-6-6244-6672)

507

### A.5.2 When using in-circuit emulator IE-78K0K1-ET

**Remark** Operations where the oscillation frequencies exceed 10 MHz are only supported in IE-78K0K1-ET control code C or later.

IE-78K0K1-ET <sup>Note</sup> In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K0/Kx1 product. It corresponds to the integrated debugger (ID78K0-NS). This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-70000-98-IF-C Interface adapter		This adapter is required when using a PC-9800 series computer (except notebook type) as the host machine (C bus compatible).
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).
IE-70000-PC-IF-C Interface adapter		This adapter is required when using an IBM PC/AT compatible computer as the host machine (ISA bus compatible).
IE-70000-PCI-IF		This adapter is required when using a computer with a PCI bus as the host machine.  This is supplied with IE-78K0K1-ET.
NP-H52GB-TQ Emulation probe		This emulation probe is used to connect the in-circuit emulator and target system, and is designed for a 52-pin plastic LQFP (GB-8ET type).
	TGB-052SBP Conversion adapter	This conversion adapter is used to connect the NP-H52GB-TQ and target system board to which a 52-pin plastic LQFP (GB-8ET type) can be connected.

**Note** IE-78K0K1-ET is supplied with a power supply unit and PCI bus interface adapter IE-70000-PCI-IF-A. It is also supplied with integrated debugger ID78K0-NS and a device file as control software.

 $\textbf{Remarks 1.} \ \ \text{NP-H52GB-TQ} \ is \ a \ product \ of \ Naito \ Densei \ Machida \ Mfg. \ Co., \ Ltd.$ 

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

2. TGB-052SBP is a product of TOKYO ELETECH CORPORATION.

For further information, contact: Daimaru Kogyo, Ltd.

Tokyo Electronics Department (TEL +81-3-3820-7112)

Osaka Electronics Department (TEL +81-6-6244-6672)

### ★ A.5.3 When using in-circuit emulator QB-78K0KX1H

QB-78K0KX1H <sup>Note 1</sup> In-circuit emulator	The in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0/Kx1 or 78K0/Kx1+. It corresponds to the integrated debugger (ID78K0-QB). This emulator should be used in combination with a power supply unit and emulation probe. USB is used to connect this emulator to the host machine.
QB-144-CA-01 <sup>Note 2</sup> Check pin adapter	This adapter is used in waveform monitoring using the oscilloscope, etc.
QB-80-EP-01T Emulation probe	This is a flexible type probe used to connect the in-circuit emulator to the target system.
QB-52GB-EA-01T Exchange adapter	This adapter is used to perform the pin conversion from the in-circuit emulator to the target connector.
QB-52GB-YS-01T Space adapter	This adapter is used to adjust the height between the target system and in-circuit emulator if required.
QB-52GB-YQ-01T YQ connector	This connector is used to connect the target connector to the exchange adapter.
QB-52GB-HQ-01T Mount adapter	This adapter is used to mount the target device onto the target device with socket.
QB-52GB-NQ-01T Target connector	This connector is used to mount the QB-78K0KX1H onto the target system.

- **Notes 1.** QB-78K0KX1H is supplied with a power supply unit, USB interface cable, and flash memory programmer PG-FPL (unsupported in the 78K0/Kx1 products). It is also supplied with integrated debugger ID78K0-QB as control software.
  - 2. Under development

**Remark** The package contents differ depending on the part number.

• QB-78K0KX1H-ZZZ: In-circuit emulator only

• QB-78K0KX1H-T52GB: In-circuit emulator and accessories (emulation probe, exchange adapter,

YQ connector, target connector)

# A.6 Debugging Tools (Software)

SM78K0 System simulator	This is a system simulator for the 78K/0 Series. The SM78K0 is Windows-based software.  It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine.  Use of the SM78K0 allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality.  The SM78K0 should be used in combination with the device file (DF780124) (sold separately).
ID78K0-NS (supporting in-circuit emulators IE-78K0-NS, IE-78K0-NS-A, and IE-78K0K1-ET), ID78K0-QB (supporting in-circuit emulator QB-78K0KX1H) Integrated debugger	Part number: μSxxxSM78K0  This debugger supports the in-circuit emulators for the 78K/0 Series. The ID78K0-NS and ID78K0-QB are Windows-based software.  It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (sold separately).  Part number: μSxxxID78K0-NS, μSxxxID78K0-QB

**Remark** ×××× in the part number differs depending on the host machine and OS used.

 $\begin{array}{l} \mu \text{S} \times \times \times \text{SM78K0} \\ \mu \text{S} \times \times \times \text{ID78K0-NS} \\ \mu \text{S} \underline{\times \times \times} \text{ID78K0-QB} \end{array}$ 

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

### APPENDIX B NOTES ON TARGET SYSTEM DESIGN

### B.1 When Using IE-78K0-NS, IE-78K0-NS-A, or IE-78K0K1-ET

The following shows a diagram of the connection conditions between the emulation probe and conversion adapter. Design your system making allowances for conditions such as the shape of parts mounted on the target system, as shown below.




Figure B-1. Distance Between IE System and Conversion Adapter

**Remark** The NP-H52GB-TQ is a product of Naito Densei Machida Mfg. Co., Ltd. The TGB-052SBP is a product of TOKYO ELETECH CORPORATION.




Figure B-2. Connection Conditions of Target System

**Remark** The NP-H52GB-TQ is a product of Naito Densei Machida Mfg. Co., Ltd. The TGB-052SBP is a product of TOKYO ELETECH CORPORATION.

## B.2 When Using QB-78K0KX1H

The following shows areas on the target system where component mounting is prohibited and areas where there are component mounting height restrictions.




Figure B-3. Restricted Area on Target System

: Exchange adapter area: Components up to 17.45 mm in height can be mounted<sup>Note</sup>

: Emulation probe tip area: Components up to 24.45 mm in height can be mounted Note

Note Height can be regulated by using space adapters (each adds 2.4 mm)

# C.1 Register Index (In Alphabetical Order with Respect to Register Names)

[A]	
A/D conversion result register (ADCR)	239
A/D converter mode register (ADM)	236
Analog input channel specification register (ADS)	238
Asynchronous serial interface control register 6 (ASICL6)	288
Asynchronous serial interface operation mode register 0 (ASIM0)	258
Asynchronous serial interface operation mode register 6 (ASIM6)	282
Asynchronous serial interface reception error status register 0 (ASIS0)	260
Asynchronous serial interface reception error status register 6 (ASIS6)	284
Asynchronous serial interface transmission status register 6 (ASIF6)	285
[B]	
Baud rate generator control register 0 (BRGC0)	261
Baud rate generator control register 6 (BRGC6)	287
[C]	
Capture/compare control register 00 (CRC00)	137
Clock monitor mode register (CLM)	368
Clock output selection register (CKS)	231
Clock selection register 6 (CKSR6)	286
[E]	
8-bit timer compare register 50 (CR50)	171
8-bit timer compare register 51 (CR51)	171
8-bit timer counter 50 (TM50)	170
8-bit timer counter 51 (TM51)	170
8-bit timer H carrier control register 1 (TMCYC1)	195
8-bit timer H compare register 00 (CMP00)	189
8-bit timer H compare register 01 (CMP01)	189
8-bit timer H compare register 10 (CMP10)	189
8-bit timer H compare register 11 (CMP11)	189
8-bit timer H mode register 0 (TMHMD0)	190
8-bit timer H mode register 1 (TMHMD1)	190
8-bit timer mode control register 50 (TMC50)	174
8-bit timer mode control register 51 (TMC51)	174
External interrupt falling edge enable register (EGN)	336
External interrupt rising edge enable register (EGP)	336
[1]	
Input switch control register (ISC)	289
Internal memory size switching register (IMS)	394
Internal oscillation mode register (PCM)	107

Interrupt mask flag register 0H (MK0H)	334
Interrupt mask flag register 0L (MK0L)	334
Interrupt mask flag register 1L (MK1L)	334
Interrupt request flag register 0H (IF0H)	333
Interrupt request flag register 0L (IF0L)	
Interrupt request flag register 1L (IF1L)	333
[K]	
Key return mode register (KRM)	346
[L]	
Low-voltage detection level selection register (LVIS)	381
Low-voltage detection register (LVIM)	
[M]	
Main clock mode register (MCM)	108
Main OSC control register (MOC)	
O]	
Oscillation stabilization time counter status register (OSTC)	110. 349
Oscillation stabilization time select register (OSTS)	
·	
[ <b>P]</b> Port mode register 0 (PM0)	QQ 1/I
Port mode register 1 (PM1)	
Port mode register 12 (PM12)	
Port mode register 14 (PM14)	
Port mode register 3 (PM3)	
Port mode register 6 (PM6)	
Port mode register 7 (PM7)	
Port register 0 (P0)	
Port register 1 (P1)	
Port register 12 (P12)	
Port register 13 (P13)	
Port register 14 (P14)	
Port register 2 (P2)	
Port register 3 (P3)	
Port register 6 (P6)	
Port register 7 (P7)	
Power-fail comparison mode register (PFM)	240
Power-fail comparison threshold register (PFT)	240
Prescaler mode register 00 (PRM00)	139
Priority specification flag register 0H (PR0H)	335
Priority specification flag register 0L (PR0L)	335
Priority specification flag register 1L (PR1L)	335
Processor clock control register (PCC)	
Pull-up resistor option register 0 (PU0)	
Pull-up resistor option register 1 (PU1)	101

Pull-up resistor option register 12 (PU12)	101
Pull-up resistor option register 14 (PU14)	101
Pull-up resistor option register 3 (PU3)	101
Pull-up resistor option register 7 (PU7)	101
[R]	
Receive buffer register 0 (RXB0)	257
Receive buffer register 6 (RXB6)	281
Reset control flag register (RESF)	366
[S]	
Serial clock selection register 10 (CSIC10)	316
Serial I/O shift register 10 (SIO10)	314
Serial operation mode register 10 (CSIM10)	315
16-bit timer capture/compare register 000 (CR000)	132
16-bit timer capture/compare register 010 (CR010)	134
16-bit timer counter 00 (TM00)	132
16-bit timer mode control register 00 (TMC00)	135
16-bit timer output control register 00 (TOC00)	137
[T]	
Timer clock selection register 50 (TCL50)	172
Timer clock selection register 51 (TCL51)	172
Transmit buffer register 10 (SOTB10)	314
Transmit buffer register 6 (TXB6)	281
Transmit shift register 0 (TXS0)	257
[w]	
Watch timer operation mode register (WTM)	214
Watchdog timer enable register (WDTE)	224
Watchdog timer mode register (WDTM)	222

# C.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

[A]		
ADCR:	A/D conversion result register	239
ADM:	A/D converter mode register	236
ADS:	Analog input channel specification register	238
ASICL6:	Asynchronous serial interface control register 6	288
ASIF6:	Asynchronous serial interface transmission status register 6	285
ASIM0:	Asynchronous serial interface operation mode register 0	258
ASIM6:	Asynchronous serial interface operation mode register 6	282
ASIS0:	Asynchronous serial interface reception error status register 0	260
ASIS6:	Asynchronous serial interface reception error status register 6	284
[B]		
BRGC0:	Baud rate generator control register 0	261
BRGC6:	Baud rate generator control register 6	287
[C]		
CKS:	Clock output selection register	231
CKSR6:	Clock selection register 6	286
CLM:	Clock monitor mode register	368
CMP00:	8-bit timer H compare register 00	189
CMP01:	8-bit timer H compare register 01	189
CMP10:	8-bit timer H compare register 10	189
CMP11:	8-bit timer H compare register 11	189
CR000:	16-bit timer capture/compare register 000	132
CR010:	16-bit timer capture/compare register 010	134
CR50:	8-bit timer compare register 50	171
CR51:	8-bit timer compare register 51	171
CRC00:	Capture/compare control register 00	137
CSIC10:	Serial clock selection register 10	316
CSIM10:	Serial operation mode register 10	315
[E]		
EGN:	External interrupt falling edge enable register	336
EGP:	External interrupt rising edge enable register	336
[1]		
IF0H:	Interrupt request flag register 0H	333
IF0L:	Interrupt request flag register 0L	333
IF1L:	Interrupt request flag register 1L	333
IMS:	Internal memory size switching register	394
ISC:	Input switch control register	289
[K]		
KRM:	Key return mode register	346

[L]		
LVIM:	Low-voltage detection register	380
LVIS:	Low-voltage detection level selection register	381
[M]		
MCM:	Main clock mode register	
MK0H:	Interrupt mask flag register 0H	334
MK0L:	Interrupt mask flag register 0L	334
MK1L:	Interrupt mask flag register 1L	334
MOC:	Main OSC control register	109
[0]		
OSTC:	Oscillation stabilization time counter status register	110, 349
OSTS:	Oscillation stabilization time select register	111, 350
[P]		
P0:	Port register 0	100
P1:	Port register 1	100
P12:	Port register 12	100
P13:	Port register 13	100
P14:	Port register 14	100
P2:	Port register 2	100
P3:	Port register 3	100
P6:	Port register 6	100
P7:	Port register 7	100
PCC:	Processor clock control register	105
PFM:	Power-fail comparison mode register	240
PFT:	Power-fail comparison threshold register	240
PM0:	Port mode register 0	98, 140
PM1:	Port mode register 1	98, 176, 195, 262, 289, 317
PM12:	Port mode register 12	98
PM14:	Port mode register 14	98, 232
РМ3:	Port mode register 3	98, 176
PM6:	Port mode register 6	98
PM7:	Port mode register 7	98
PR0H:	Priority specification flag register 0H	335
PR0L:	Priority specification flag register 0L	335
PR1L:	Priority specification flag register 1L	335
PRM00:	Prescaler mode register 00	139
PU0:	Pull-up resistor option register 0	
PU1:	Pull-up resistor option register 1	
PU12:	Pull-up resistor option register 12	
PU14:	Pull-up resistor option register 14	
PU3:	Pull-up resistor option register 3	
PU7:	Pull-up resistor option register 7	

[K]		
RCM:	Internal oscillation mode register	107
RESF:	Reset control flag register	366
RXB0:	Receive buffer register 0	257
RXB6:	Receive buffer register 6	281
[S]		
SIO10:	Serial I/O shift register 10	314
SOTB10:	Transmit buffer register 10	314
[T]		
TCL50:	Timer clock selection register 50	172
TCL51:	Timer clock selection register 51	172
TM00:	16-bit timer counter 00	132
TM50:	8-bit timer counter 50	170
TM51:	8-bit timer counter 51	170
TMC00:	16-bit timer mode control register 00	135
TMC50:	8-bit timer mode control register 50	174
TMC51:	8-bit timer mode control register 51	174
TMCYC1:	8-bit timer H carrier control register 1	195
TMHMD0:	8-bit timer H mode register 0	190
TMHMD1:	8-bit timer H mode register 1	190
TOC00:	16-bit timer output control register 00	137
TXB6:	Transmit buffer register 6	281
TXS0:	Transmit shift register 0	257
[W]		
WDTE:	Watchdog timer enable register	224
WDTM:	Watchdog timer mode register	222
WTM:	Watch timer operation mode register	214

### APPENDIX D LIST OF CAUTIONS

This appendix lists cautions described in this document. "Classification (hard/soft)" in table is as follows.

Hard: Cautions for microcontroller internal/external hardware

Soft: Cautions for software such as register settings or programs

(1/20)

_			•			1/20)
Chapter	Classification	Function	Details of Function	Cautions	Pag	ge
Chapter 1	Hard	Operating frequency rating	Peripheral function: Count clock, base clock	The specifications of the peripheral functions (timer, serial interface, A/D converter, etc.) are conventional when operating at $V_{DD} = 2.7$ to $5.5$ V. Therefore, to select the count clock or base clock of a peripheral function, satisfy the following conditions.  • $V_{DD} = 4.0$ to $5.5$ V: Count clock or base clock $\leq 10$ MHz  • $V_{DD} = 3.3$ to $4.0$ V: Count clock or base clock $\leq 8.38$ MHz  • $V_{DD} = 2.7$ to $3.3$ V: Count clock or base clock $\leq 5$ MHz  • $V_{DD} = 2.5$ to $2.7$ V: Count clock or base clock $\leq 2.5$ MHz	p. 17	
			Flash memory	Rewrite the flash memory in the ranges of $f_X = 2$ to 10 MHz and $V_{DD} = 2.7$ to 5.5 V as ever.	p. 17	
		Pin	_	Connect the IC (Internally Connected) pin directly to Vss.	p. 22	
		connection		Connect the AVss pin to Vss.	p. 22	
				Connect the REGC pin as follows.	p. 22	
				Connect the VPP pin to EVss or Vss during normal operation.	p. 22	
Chapter 2	Hard	Pin functions	REGC pin	A regulator cannot be used with (A1) grade products and (A2) grade products. Be sure to connect the REGC pin of these products directly to VDD.	p. 40	
Chapter 3	Soft	Memory space	IMS: Internal memory size switching register	Regardless of the internal memory capacity, the initial value of the internal memory size switching register (IMS) of all products in the 78K0/KD1 is fixed (IMS = CFH). Therefore, set the value corresponding to each product as indicated below. $ \mu \text{PD780121: 42H}                                   $	p. 45	
			SFR area: Special function register	Do not access addresses to which SFRs are not assigned.	p. 52	
			SP: Stack pointer	Since RESET input makes the SP contents undefined, be sure to initialize the SP before using the stack.	p. 59	
Chapter 4	Soft	Port functions	P10, P11, P12	When P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 are used as general-purpose ports, do not write to serial clock selection register 10 (CSIC10).	p. 85	
Cha	Hard		P60 to P63	Use of a pull-up resistor can be specified for P60 to P63 pins by a mask option only in the mask ROM versions.	p. 101	
	Soft		-	In the case of a 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.	p. 102	

(2/20)

					(2	2/20)	
Chapter	Classification	Function	Details of Function	Cautions	Paç	je	
Chapter 5	Soft	ı	PCC: Processor clock control register (PCC)	Be sure to clear bit 3 to 0.	p. 106		
		Internal oscillator	RCM: Internal oscillation mode register	Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 1 before setting RSTOP.	p. 107		
	Hard	Main clock	MCM: Main clock mode register	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the divided clock of the internal oscillator output (fx) is supplied to the peripheral hardware (fx = 240 kHz (TYP.)).  Operation of the peripheral hardware with the internal oscillation clock cannot be guaranteed. Therefore, when the internal oscillation clock is selected as the clock supplied to the CPU, do not use peripheral hardware. In addition, stop the peripheral hardware before switching the clock supplied to the CPU from the X1 input clock to the internal oscillation clock. Note, however, that the following peripheral hardware can be used when the CPU operates on the internal oscillation clock.  • Watchdog timer  • Clock monitor  • 8-bit timer H1 when fx/2 <sup>7</sup> is selected as count clock  • Peripheral hardware selecting external clock as the clock source (Except when external count clock of TM00 is selected (Tl000 valid edge))	p. 108		
	Soft		Subsystem clock		Set MCS = 1 and MCM0 = 1 before switching subsystem clock operation to X1 input clock operation (bit 4 (CSS) of the processor clock control register (PCC) is changed from 1 to 0).	p. 108	
		Main clock	MOC: Main OSC control	Make sure that bit 1 (MCS) of the main clock mode register (MCM) is 0 before setting MSTOP.	p. 109		
			Subsystem clock	register	To stop X1 oscillation when the CPU is operating on the subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to 1 (setting by MSTOP is not possible).	p. 109	
		Main clock	Ock OSTC: Oscillation stabilization time counter status register	After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.	p. 110		
				If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.  • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS  The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.	p. 110		
	Hard	Hard			The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.	p. 110	
	Soft		OSTS: Oscillation	To set the STOP mode while the X1 input clock is used as the CPU clock, set OSTS before executing the STOP instruction.	p. 111		
			stabilization time select register	Before setting OSTS, confirm with OSTC that the desired oscillation stabilization time has elapsed.	p. 111		
				<ul> <li>If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.</li> <li>Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS</li> <li>The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.</li> </ul>	p. 111		
	Hard			The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.	p. 111		

(3/20)

					(3/20)							
Chapter	Classification	Function	Details of Function	Cautions	Page							
Chapter 5	Hard	X1 oscillator, subsystem clock oscillator	_	When using the X1 oscillator and subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in Figures 5-8 and 5-9 to avoid an adverse effect from wiring capacitance.  • Keep the wiring length as short as possible.  • Do not cross the wiring with the other signal lines.  • Do not route the wiring near a signal line through which a high fluctuating current flows.  • Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.  • Do not fetch signals from the oscillator.  Note that the subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption.	p. 113 🗌							
		Prescaler	-	When the internal oscillation clock is selected as the clock supplied to the CPU, the prescaler generates various clocks by dividing the internal oscillator output (fx = 240 kHz (TYP.)).	p. 115 🗌							
	Soft	Internal oscillator	_	The RSTOP setting is valid only when "Can be stopped by software" is set for the internal oscillator by a mask option.	p. 122 🗌							
				To calculate the maximum time, set f <sub>R</sub> = 120 kHz.	p. 123 🗌							
		CPU clock								_	Selection of the CPU clock cycle division factor (PCC0 to PCC2) and switchover from the X1 input clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously.  Simultaneous setting is possible, however, for selection of the CPU clock cycle division factor (PCC0 to PCC2) and switchover from the subsystem clock to the X1 input clock (changing CSS from 1 to 0).	p. 124
				Setting the following values is prohibited when the CPU operates on the internal oscillation clock.  • CSS, PCC2, PCC1, PCC0 = 0, 0, 0, 1 (settable only for standard products and (A) grade products)  • CSS, PCC2, PCC1, PCC0 = 0, 0, 1, 0  • CSS, PCC2, PCC1, PCC0 = 0, 0, 1, 1  • CSS, PCC2, PCC1, PCC0 = 0, 1, 0, 0	p. 124							
Chapter 6	Soft	16-bit timer/	CR000: 16-bit timer capture/	Set a value other than 0000H to CR000 in the mode in which clear & start occurs on a match of TM00 and CR000.	p. 133 🗌							
Chap		event counter 00 (TM00)	compare register 000	If CR000 is set to 0000H in the free-running mode and in the clear mode using the valid edge of the Tl000 pin, an interrupt request (INTTM000) is generated when the value of CR000 changes from 0000H to 0001H following TM00 overflow (FFFFH). Moreover, INTTM000 is generated after a match of TM00 and CR000 is detected, a valid edge of the Tl010 pin is detected, or the timer is cleared by a one-shot trigger.	р. 133							
	Hard			When P01 is used as the valid edge input pin of Tl010, it cannot be used as the timer output (TO00). Moreover, when P01 is used as TO00, it cannot be used as the valid edge input pin of Tl010.	р. 133							
				When CR000 is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value).  If timer count stop and capture trigger input conflict, the captured data is undefined.	p. 133 🗌							
	Soft			Do not rewrite CR000 during TM00 operation.	pp. 133, 141, 146, 158							
			CR010: 16-bit timer capture/ compare register 010	If the CR010 register is cleared to 0000H, an interrupt request (INTTM010) is generated when the value changes from 0000H to 0001H after an overflow (FFFFH) of TM00. Moreover, INTTM010 is generated after a match of TM00 and CR010 is detected, a valid edge of the Tl000 pin is detected, or the timer is cleared by a one-shot trigger.	р. 134							

(4/20)

					(4	/20)	
Chapter	Classification	Function	Details of Function	Cautions	Pag	е	
Chapter 6	Hard	16-bit timer/ event counter 00	CR010: 16-bit timer capture/ compare register 010	When CR010 is used as a capture register, read data is undefined if the register read time and capture trigger input conflict (the capture data itself is the correct value).  If count stop input and capture trigger input conflict, the captured data is undefined.	p. 134		
	Soft	(TM00)		CR010 can be rewritten during TM00 operation. For details, see Caution 2 in Figure 6-15.	p. 134		
			TMC00: 16-bit timer mode control register	16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 are set to values other than 0, 0 (operation stop mode), respectively. Clear TMC002 and TMC003 to 0, 0 to stop the operation.	p. 135		
			00	Timer operation must be stopped before writing to bits other than the OVF00 flag.	p. 136		
				Set the valid edge of the Tl000/P00 pin using prescaler mode register 00 (PRM00).	p. 136		
				If any of the following modes is selected: the mode in which clear & start occurs on match between TM00 and CR000, the mode in which clear & start occurs at the Tl000 valid edge, or free-running mode, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.	p. 136		
			CRC00:	Timer operation must be stopped before setting CRC00.	p. 137		
			Capture/ compare control register 00	When the mode in which clear & start occurs on a match between TM00 and CR000 is selected with 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.	p. 137		
	Hard			To ensure that the capture operation is performed properly, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00).	p. 137		
	Soft		TOC00: 16-bit timer output control register 00	Timer operation must be stopped before setting other than TOC004.	p. 138		
	S			If LVS00 and LVR00 are read, 0 is read.	p. 138		
				OSPT00 is automatically cleared after data is set, so 0 is read.	p. 138		
				Do not set OSPT00 to 1 other than in one-shot pulse output mode.	p. 138		
	Hard			A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required to write to OSPT00 successively.	p. 138		
	Soft				Do not set LVS00 to 1 before TOE00, and do not set LVS00 and TOE00 to 1 simultaneously.	p. 138	
					Perform <1> and <2> below in the following order, not at the same time. <1> Set TOC001, TOC004, TOE00, OSPE00: Timer output operation setting <2> Set LVS00, LVR00: Timer output F/F setting	p. 138	
	Hard		PRM00: Prescaler mode register 00	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 16-bit timer/event counter 00 is not guaranteed. When an external clock is used and when the internal oscillation clock is selected and supplied to the CPU, the operation of 16-bit timer/event counter 00 is not guaranteed, either, because the internal oscillation clock is supplied as the sampling clock to eliminate noise.	p. 140		
	Soft			Always set data to PRM00 after stopping the timer operation.	p. 140		
	Sc			If the valid edge of Tl000 is to be set for the count clock, do not set the clear & start mode using the valid edge of Tl000 and the capture trigger.	p. 140		
				If the TI000 or TI010 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI000 pin or TI010 pin to enable the operation of 16-bit timer counter 00 (TM00). Care is therefore required when pulling up the TI000 or TI010 pin. However, if the TI000 pin or TI010 pin is high level when re-enabling operation after the operation has been stopped, the rising edge is not detected.	p. 140		

(5/20)

						/20)					
Chapter	Classification	Function	Details of Function	Cautions	Pag	е					
Chapter 6	Hard	16-bit timer/ event	PRM00: Prescaler mode register 00	When P01 is used as the valid edge input pin of Tl010, it cannot be used as the timer output (TO00), and when used as TO00, it cannot be used as the valid edge input pin of Tl010.	p. 140						
ō	Soft	counter 00 (TM00)	CR010: 16-bit timer capture/ compare register 010	To change the value of the duty factor (the value of the CR010 register) during operation, see Caution 2 in Figure 6-15 PPG Output Operation Timing.	p. 144						
			CR000, CR010: 16-bit timer	Values in the following range should be set in CR000 and CR010: 0000H ≤ CR010 < CR000 ≤ FFFFH	p. 145						
			capture/compare registers 000, 010	The pulse generated through PPG output has a cycle of [CR000 setting value + 1], and has a duty of [(CR010 setting value + 1)/(CR000 setting value + 1)].	p. 145						
			PPG output	In the PPG output operation, change the pulse width (rewrite CR010) during TM00 operation using the following procedure.  <1> Disable the timer output inversion operation by match of TM00 and CR010 (TOC004 = 0)  <2> Disable the INTTM010 interrupt (TMMK010 = 1)  <3> Rewrite CR010	p. 146						
				<4> Wait for 1 cycle of the TM00 count clock <5> Enable the timer output inversion operation by match of TM00 and CR010 (TOC004 = 1) <6> Clear the interrupt request flag of INTTM010 (TMIF010 = 0) <7> Enable the INTTM010 interrupt (TMMK010 = 0)							
			Pulse width measurement	To use two capture registers, set the TI000 and TI010 pins.	p. 147						
			External event counter	When reading the external event counter count value, TM00 should be read.	p. 157						
				One-shot pulse output: Software trigger	Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	p. 160					
	Hard			When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the Tl000 pin or its alternate-function port pin.  Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.	p. 160						
	oft	One-shot pulse output: External output						Do not set the CR000 and CR010 registers to 0000H.	p. 161		
	S										
	Hard		Do not input the external trigger again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	p. 162							
	Soft			Do not set the CR000 and CR010 registers to 0000H.	p. 163						
				16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.	p. 164						
	Hard		Timer start errors	An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 00 (TM00) is started asynchronously to the count clock.	p. 165						
	Soft		16-bit timer capture/ compare register setting	In the mode in which clear & start occurs on a match between TM00 and CR000, set 16-bit timer capture/compare registers (000, 010 (CR000, CS010) to other than 0000H. This means a 1-pulse count operation cannot be performed when 16-bit timer/event counter 00 is used as an external event counter.	p. 165						
			Capture register data retention timing	The values of 16-bit timer capture/compare registers 000 and 010 (CR000 and CR010) are not guaranteed after 16-bit timer/event counter 00 has been stopped.	p. 165						

(6/20)

						/20)			
Chapter	Classification	Function	Details of Function	Cautions	Pag	Ð			
Chapter 6	Soft	16-bit timer/ event counter	Valid edge setting	Set the valid edge of the Tl000 pin after clearing bits 2 and 3 (TMC002 and TMC003) of 16-bit timer mode control register 00 (TMC00) to 0, 0, respectively, and then stopping timer operation. The valid edge is set using bits 4 and 5 (ES000 and ES001) of prescaler mode register 00 (PRM00).	p. 165				
		00 (TM00)	One-shot pulse output: Software trigger	Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	p. 165				
			One-shot pulse output: External trigger	Do not input the external trigger again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	p. 165				
	Hard		One-shot pulse output function	When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the Tl000 pin or its alternate-function port pin.  Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.	p. 165				
	Soft		Operation of OVF00 flag	The OVF00 flag is also set to 1 in the following case.  When any of the following modes is selected: the mode in which clear & start occurs on a match between TM00 and CR000, the mode in which clear & start occurs at the Tl000 valid edge, or the free-running mode  → CR000 is set to FFFFH  → TM00 is counted up from FFFFH to 0000H.	p. 166				
				Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of TM00 overflow, the OVF00 flag is re-set newly so this clear is invalid.	p. 166				
			Conflicting operations	If a conflict occurs between the read period of the 16-bit timer capture/compare register (CR000/CR010) and capture trigger input (CR000/CR010 used as capture register), the priority is given to the capture trigger input. The data read from CR000/CR010 is undefined.	p. 166				
			Timer operation	Even if 16-bit timer counter 00 (TM00) is read, the value is not captured by 16-bit timer capture/compare register 010 (CR010).	p. 167				
	Hard			Regardless of the CPU's operation mode, when the timer stops, the input signals to the TI000/TI010 pins are not acknowledged.	p. 167				
							The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the Tl000 valid edge. In the mode in which clear & start occurs on a match between the TM00 register and CR000 register, one-shot pulse output is not possible because an overflow does not occur.	p. 167	
			Capture operation	If TI000 valid edge is specified as the count clock, a capture operation by the capture register specified as the trigger for TI000 is not possible.	p. 167				
				To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00).	p. 167				
				The capture operation is performed at the falling edge of the count clock. An interrupt request input (INTTM000/INTTM010), however, is generated at the rise of the next count clock.	p. 167				
			Compare operation	A capture operation may not be performed for CR000/CR010 set in compare mode even if a capture trigger has been input.	p. 167				
				Edge detection	If the TI000 or TI010 pin is high level immediately after system reset and the rising edge or both the rising and falling edges are specified as the valid edge of the TI000 or TI010 pin to enable the 16-bit timer counter 00 (TM00) operation, a rising edge is detected immediately after the operation is enabled. Be careful therefore when pulling up the TI000 or TI010 pin. However, if the TI000 pin or TI010 pin is high level when re-enabling operation after the operation has been stopped, the rising edge is not detected.	p. 167			

(7/20)

					(7)	/20)
Chapter	Classification	Function	Details of Function	Cautions	Page	Э
Chapter 6	Hard	16-bit timer/ event counter 00 (TM00)	Edge detection	The sampling clock used to eliminate noise differs when the Tl000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is $f_x$ , and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is only performed when a valid level is detected twice by sampling the valid edge, thus eliminating noise with a short pulse width.	p. 167	
Chapter 7	Soft	8-bit timer/	CR5n: 8-bit timer compare	In the mode in which clear & start occurs on a match of TM5n and CR5n (TMC5n6 = 0), do not write other values to CR5n during operation.	p. 171	
Chap		event	register 5n	In PWM mode, make the CR5n rewrite interval 3 count clocks of the count clock (clock selected by TCL5n) or more.	p. 171	
	Hard	50, 51 (TM50, TM51)	TCL50: Timer clock selection register 50	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer/event counter 50 is not guaranteed.	p. 172	
	Soft			When rewriting TCL50 to other data, stop the timer operation beforehand.	p. 172	무
			TO: 54 T	Be sure to clear bits 3 to 7 to 0.	p. 172	븯
			TCL51: Timer clock selection register 51	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer/event counter 51 is not guaranteed.	p. 173	
				When rewriting TCL51 to other data, stop the timer operation beforehand.	p. 173	П
				Be sure to clear bits 3 to 7 to 0.	p. 173	$\overline{\Box}$
			TMC5n: 8-bit	The settings of LVS5n and LVR5n are valid in other than PWM mode.	p. 175	$\overline{\Box}$
			timer mode control register 5n	Perform <1> to <4> below in the following order, not at the same time. <1> Set TMC5n1, TMC5n6: Operation mode setting <2> Set TOE5n to enable output: Timer output enable <3> Set LVS5n, LVR5n (see Caution 1): Timer F/F setting <4> Set TCE5n	p. 175	
				Stop operation before rewriting TMC5n6.	p. 175	
			Interval timer/square- wave output	Do not write other values to CR5n during operation.	pp. 177, 180	
				PWM output	In PWM mode, make the CR5n rewrite interval 3 count clocks of the count clock (clock selected by TCL5n) or more.	p. 181
				When reading from CR5n between <1> and <2> in Figure 7-15, the value read differs from the actual value (read value: M, actual value of CR5n: N).	p. 184	
	Hard		Timer start error	An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer counters 50 and 51 (TM50, TM51) are started asynchronously to the count clock.	p. 185	
Chapter 8	Soft	8-bit timers H0, H1 (TMH0,	CMP0n: 8-bit timer H compare register 0n	CMP0n cannot be rewritten during timer count operation.	p. 189	
		TMH1)	CMP1n: 8-bit timer H compare register 1n	In the PWM output mode and carrier generator mode, be sure to set CMP1n when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to CMP1n).	p. 189	
	Hard		TMHMD0: 8-bit timer H mode register 0	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer H0 is not guaranteed.	p. 192	
	Soft			When TMHE0 = 1, setting the other bits of the TMHMD0 register is prohibited.	p. 192	

(8/20)

					(8	/20 <u>)</u>	
Chapter	Classification	Function	Details of Function	Cautions	Pag	e	
Chapter 8	Soft	8-bit timers H0, H1 (TMH0,	TMHMD0: 8-bit timer H mode register 0	In the PWM output mode, be sure to set 8-bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to CMP10).	p. 192		
	Hard	TMH1)	TMHMD1: 8-bit timer H mode register 1	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the count clock is the internal oscillation clock, the operation of 8-bit timer H1 is not guaranteed (except when CKS12, CKS11, CKS10 = 1, 0, 1 ( $f_R/2^7$ )).	p. 193		
	Soft			When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.	p. 193		
	Š			In the PWM output mode and carrier generator mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).	p. 194		
					When the carrier generator mode is used, set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.	p. 194	
	Hard			PWM output	In PWM output mode, three operation clocks (signal selected using the CKSn2 to CKSn0 bits of the TMHMDn register) are required to transfer the CMP1n register value after rewriting the register.	p. 200	
	Soft			Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).	p. 200		
			Outin	Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range. $00H \leq CMP1n \ (M) < CMP0n \ (N) \leq FFH$	p. 201		
			Carrier generator mode (TMH1 only)	Do not rewrite the NRZB1 bit again until at least the second clock after it has been rewritten, or else the transfer from the NRZB1 bit to the NRZ1 bit is not guaranteed.	p. 206		
				When 8-bit timer/event counter 51 is used in the carrier generator mode, an interrupt is generated at the timing of <1>. When 8-bit timer/event counter 51 is used in a mode other than the carrier generator mode, the timing of the interrupt generation differs.	p. 206		
				Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).	p. 208		
				Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.	p. 208		
				Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.	p. 208		
				In the carrier generator mode, three operating clocks (signal selected by CKS12 to CKS10 bits of TMHMD1 register) or more are required from when the CMP11 register value is changed to when the value is transferred to the register.	p. 208		
				Be sure to set the RMC1 bit before the count operation is started.	p. 208		
Chapter 9	Soft	Watch timer	WTM: Watch timer operation mode register	Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.	p. 215		
Ō	Hard		Interrupt request	When operation of the watch timer and 5-bit counter is enabled by the watch timer mode control register (WTM) (by setting bits 0 (WTM0) and 1 (WTM1) of WTM to 1), the interval until the first interrupt request (INTWT) is generated after the register is set does not exactly match the specification made with bit 3 (WTM3) of WTM. This is because there is a delay up to one 11-bit prescaler output cycle until the 5-bit counter starts counting. Subsequently, however, the INTWT signal is generated at the specified intervals.	p. 218		

(9/20)

					(9	/20)	
Chapter	Classification	Function	Details of Function	Cautions	Pag	е	
Chapter 10	Soft	Watchdog timer	WDTM: Watchdog timer mode register	If data is written to WDTM, a wait cycle is generated. Do not write data to WDTM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 223		
ပိ				Set bits 7, 6, and 5 to 0, 1, and 1, respectively (when "Internal oscillator cannot be stopped" is selected by a mask option, other values are ignored).	p. 223		
				After reset is released, WDTM can be written only once by an 8-bit memory manipulation instruction. If writing is attempted a second time, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.	p. 223		
				WDTM cannot be set by a 1-bit memory manipulation instruction.	p. 223		
			WOTE	If "Internal oscillator can be stopped by software" is selected by the mask option and the watchdog timer is stopped by setting WDCS4 to 1, the watchdog timer does not resume operation even if WDCS4 is cleared to 0. In addition, the internal reset signal is not generated.	p. 223		
			WDTE: Watchdog timer enable register	If a value other than ACH is written to WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.	p. 224		
				If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated. If the source clock to the watchdog timer is stopped, however, an internal reset signal is generated when the source clock to the watchdog timer resumes operation.	p. 224		
				The value read from WDTE is 9AH (this differs from the written value (ACH)).	p. 224		
	Hard		oscillator of be stoppe selected by mask option.  When "Into oscillator of stopped by software" is selected by the stopped by selected by the stopped by selected by the stopped by selected by the stopped by selected by the stopped by selected by the stopped by	When "Internal oscillator cannot be stopped" is selected by mask option	In this mode, operation of the watchdog timer absolutely cannot be stopped even during STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the internal oscillation clock can be selected as the count source, so clear the watchdog timer using the interrupt request of TMH1 before the watchdog timer overflows after STOP instruction execution. If this processing is not performed, an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution.	p. 225	
				When "Internal oscillator can be stopped by software" is selected by mask option	In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution. After HALT/STOP mode is released, counting is started again using the operation clock of the watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter is not cleared to 0 but holds its value.	p. 226	
er 12	Soft	A/D converter	ADM: A/D converter mode	A/D conversion must be stopped before rewriting bits FR0 to FR2 to values other than the identical data.	p. 237		
Chapter	Hard		register	For the sampling time of the A/D converter and the A/D conversion start delay time, see (11) in 12.6 Cautions for A/D Converter.	p. 237		
	Soft			If data is written to ADM, a wait cycle is generated. Do not write data to ADM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 237		
			ADS: Analog	Be sure to clear bits 3 to 7 of ADS to 0.	p. 238		
			input channel specification register	If data is written to ADS, a wait cycle is generated. Do not write data to ADS when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 238		
			ADCR: A/D conversion result register	When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.	p. 239		
				If data is read from ADCR, a wait cycle is generated. Do not read data from ADCR when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 239		

(10/20)

						)/20		
Chapter	Classification	Function	Details of Function	Cautions	Pag	е		
Chapter 12	Soft	A/D converter	PFM: Power-fail comparison mode register	If data is written to PFM, a wait cycle is generated. Do not write data to PFM when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 240			
Cha			PFT: Power-fail comparison threshold register	If data is written to PFT, a wait cycle is generated. Do not write data to PFT when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 240			
			A/D conversion	Make sure the period of <1> to <3> is 14 $\mu$ s or more.	p. 246			
			operation	It is no problem if the order of <1> and <2> is reversed.	p. 246			
				<1> can be omitted. However, do not use the first conversion result after <3> in this case.	p. 246			
				The period from $<4>$ to $<7>$ differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from $<6>$ to $<7>$ is the conversion time set using FR2 to FR0.	p. 246			
			Power-fail	Make sure the period of <3> to <6> is 14 $\mu$ s or more.	p. 246			
			detection function	It is no problem if the order of <3>, <4>, and <5> is changed.	p. 246			
				Tanotion	<3> must not be omitted if the power-fail function is used.	p. 246		
				The period from $<7>$ to $<11>$ differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from $<9>$ to $<11>$ is the conversion time set using FR2 to FR0.	p. 246			
	Hard		Operating current in standby mode	The A/D converter stops operating in the standby mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 (see Figure 12-2).	p. 249			
			Input range of ANI0 to ANI7	Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of AVREF or higher and AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.	p. 249			
	Soft		Conflicting operations	ADCR read has priority. After the read operation, the new conversion result is written to ADCR.	p. 249			
				ADM or ADS write has priority. ADCR write is not performed, nor is the conversion end interrupt signal (INTAD) generated.	p. 249			
	Hard				Noise countermeasures	To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI7. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 12-19, to reduce noise.	p. 249	
			ANI0/P20 to ANI7/P27	The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27).  When A/D conversion is performed with any of ANI0 to ANI7 selected, do not access port 2 while conversion is in progress; otherwise the conversion resolution may be degraded.	p. 250			
				If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.	p. 250			
			Input impedance of ANI0 to ANI7 pins	In this A/D converter, the internal sampling capacitor is charged and sampling is performed for approx. one sixth of the conversion time. Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates and has no meaning. To perform sufficient sampling, however, it is recommended to make the output impedance of the analog input source 10 k $\Omega$ or lower, or attach a capacitor of around 100 pF to the ANI0 to ANI7 pins (see Figure 12-19).	p. 250			

(11/20)

						<i>(</i> 20)													
Chapter	Classification	Function	Details of Function	Cautions	Pag	Э													
Chapter 12	Hard	A/D converter	AVREF pin input impedance	A series resistor string of several tens of $k\Omega$ is connected between the AV <sub>REF</sub> and AV <sub>SS</sub> pins. Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV <sub>REF</sub> and AV <sub>SS</sub> pins, resulting in a large reference voltage error.	p. 250														
	Soft		Interrupt request flag (ADIF)	The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.  Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.  When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.	p. 251														
			Conversion results just after A/D conversion start	The A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 14 $\mu$ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.	p. 251														
			A/D conversion result register (ADCR) read operation	When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.	p. 251														
	Hard		A/D converter sampling time and A/D conversion start delay time	The A/D converter sampling time differs depending on the set value of the A/D converter mode register (ADM). The delay time exists until actual sampling is started after A/D converter operation is enabled.  When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 12-21 and Table 12-3.	p. 252														
	Soft		Register generating wait cycle	Do not read data from the ADCR register and do not write data to the ADM, ADS, PFM, and PFT registers while the CPU is operating on the subsystem clock and while oscillation of the clock input to X1 is stopped.	p. 252														
Chapter 13	Soft	Serial interface UART0	interface	interface	interface	interface	interface	interface	interface	interface	interface	interface	interface	interface	interface	UART mode	If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.	p. 254	
				Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.	p. 254														
				TXE0 and RXE0 are synchronized by the base clock (fxclko) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.	p. 254														
			TXS0: Transmit shift register 0	Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.	p. 257														
			ASIM0: Asynchronous	At startup, set POWER0 to 1 and then set TXE0 to 1. To stop the operation, clear TXE0 to 0, and then clear POWER0 to 0.	p. 259														
			serial interface operation mode register 0	RXE0 to 0, and then clear POWER0 to 0.	p. 259														
			Togistor 0	Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.	p. 259														

(12/20)

					(12	/20 <u>)</u>
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 13	Soft	Serial interface UART0	ASIM0: Asynchronous serial interface operation mode register 0	TXE0 and RXE0 are synchronized by the base clock (fxclko) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.	p. 259	
				Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.	p. 259	
				Make sure that $TXE0 = 0$ when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.	p. 259	
				Be sure to set bit 0 to 1.	p. 259	
			ASIS0: Asynchronous	The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0).	p. 260	
			serial interface reception error status register 0	Only the first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.	p. 260	
			otatao regioter o	If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.	p. 260	
				If data is read from ASISO, a wait cycle is generated. Do not read data from ASISO when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 260	
	Hard		BRGC0: Baud rate generator control register 0	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the base clock is the internal oscillation clock, the operation of serial interface UART0 is not guaranteed.	p. 262	
	Soft			Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.	p. 262	
	Soft Hard			The baud rate value is the output clock of the 5-bit counter divided by 2.	p. 262	
	Soft		POWER0, TXE0, RXE0: Bits 7, 6, and 5 of ASIM0	Clear POWER0 to 0 after clearing TXE0 and RXE0 to 0 to set the operation stop mode.  To start the operation, set POWER0 to 1, and then set TXE0 and RXE0 to 1.	p. 263	
			UART mode	Take relationship with the other party of communication when setting the port mode register and port register.	p. 264	
			UART transmission	After transmit data is written to TXS0, do not write the next transmit data before the transmission completion interrupt signal (INTST0) is generated.	p. 267	
			UART reception	Be sure to read receive buffer register 0 (RXB0) even if a reception error occurs. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.	p. 268	
				Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.	p. 268	
				Be sure to read asynchronous serial interface reception error status register 0 (ASIS0) before reading RXB0.	p. 268	
			Error of baud rate	Keep the baud rate error during transmission to within the permissible error range at the reception destination.	p. 271	
				Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.	p. 271	
			Permissible baud rate range during reception	Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.	p. 273	
Chapter 14	Hard	Serial interface UART6	UART mode	The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.	p. 275	

(13/20)

						3/20 <u>)</u>		
Chapter	Classification	Function	Details of Function	Cautions	Pag	е		
Chapter 14	Soft	Serial interface UART6	UART mode	If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.	p. 275			
				If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if UART6 is used in the LIN communication operation.	p. 275			
			TXB6: Transmit buffer register 6	Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission status register 6 (ASIF6) is 1.	p. 281			
			1000	Do not refresh (write the same value to) TXB6 by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1).	p. 281			
					ASIM6: Asynchronous	At startup, set POWER6 to 1 and then set TXE6 to 1. To stop the operation, clear TXE6 to 0, and then clear POWER6 to 0.	p. 283	
							serial interface operation mode register 6	At startup, set POWER6 to 1 and then set RXE6 to 1. To stop the operation, clear RXE6 to 0, and then clear POWER6 to 0.
			Togister 0	Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RxD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.	p. 283			
				Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.	p. 283			
				Fix the PS61 and PS60 bits to 0 when UART6 is used in the LIN communication operation.	p. 283			
				Make sure that TXE6 = 0 when rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.	p. 283			
				Make sure that RXE6 = 0 when rewriting the ISRM6 bit.	p. 283			
			ASIS6: Asynchronous	The operation of the PE6 bit differs depending on the set values of the PS61 and PS60 bits of asynchronous serial interface operation mode register 6 (ASIM6).	p. 284			
			serial interface reception error status register 6	The first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.	p. 284			
			status register o	If an overrun error occurs, the next receive data is not written to receive buffer register 6 (RXB6) but discarded.	p. 284			
				If data is read from ASIS6, a wait cycle is generated. Do not read data from ASIS6 when the CPU is operating on the subsystem clock and the X1 input clock is stopped. For details, see CHAPTER 33 CAUTIONS FOR WAIT.	p. 284			
			ASIF6: Asynchronous serial interface transmission	To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.	p. 285			
			status register 6	To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.	p. 285			
	Hard		CKSR6: Clock selection register 6	When the internal oscillation clock is selected as the clock to be supplied to the CPU, the clock of the internal oscillator is divided and supplied as the count clock. If the base clock is the internal oscillation clock, the operation of serial interface UART6 is not guaranteed.	p. 287			
	Soft			Make sure POWER6 = 0 when rewriting TPS63 to TPS60.	p. 287			

(14/20)

					(14	/20)			
Chapter	Classification	Function	Details of Function	Cautions	Pag	е			
er 14	Soft	Serial interface	BRGC6: Baud rate generator	Make sure that bit 6 (TXE6) and bit 5 (RXE6) of the ASIM6 register = 0 when rewriting the MDL67 to MDL60 bits.	p. 287				
Chapter 14	Har	UART6	control register 6	The baud rate is the output clock of the 8-bit counter divided by 2.	p. 287				
	Soft		ASICL6: Asynchronous serial interface control register 6	ASICL6 can be refreshed (the same value is written) by software during a communication operation (when bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1 or bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1). Note, however, that communication is started by the refresh operation because bit 6 (SBRT6) of ASICL6 is cleared to 0 when communication is completed (when an interrupt signal is generated).	p. 288				
				In the case of an SBF reception error, return the mode to the SBF reception mode. The status of the SBRF6 flag is held (1).	p. 288				
				ASIM6 = 1.	p. 288				
							The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF reception has been correctly completed.	p. 288	
				Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.	p. 288				
			POWER6, TXE6, RXE6: Bits 7, 6, and 5 of ASIM6	Clear POWER6 to 0 after clearing TXE6 and RXE6 to 0 to set the operation stop mode.  To start the operation, set POWER6 to 1, and then set TXE6 and RXE6 to 1.	p. 290				
			UART mode	Take relationship with the other party of communication when setting the port mode register and port register.	p. 291				
			Parity types and operation	Fix the PS61 and PS60 bits to 0 when the device is incorporated in LIN.	p. 295				
			Continuous transmission	The TXBF6 and TXSF6 flags of the ASIF6 register change from "10" to "11", and to "01" during continuous transmission. To check the status, therefore, do not use a combination of the TXBF6 and TXSF6 flags for judgment. Read only the TXBF6 flag when executing continuous transmission.	p. 297				
				When the device is incorporated in a LIN, the continuous transmission function cannot be used. Make sure that asynchronous serial interface transmission status register 6 (ASIF6) is 00H before writing transmit data to transmit buffer register 6 (TXB6).	p. 297				
			TXBF6 during continuous transmission: Bit 1 of ASIF6	To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.	p. 297				
			TXSF6 during continuous transmission: Bit 1 of ASIF6	To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.	p. 297				
				During continuous transmission, an overrun error may occur, which means that the next transmission was completed before execution of INTST6 interrupt servicing after transmission of one data frame. An overrun error can be detected by developing a program that can count the number of transmit data and by referencing the TXSF6 flag.	p. 297				
			Normal reception	Be sure to read receive buffer register 6 (RXB6) even if a reception error occurs. Otherwise, an overrun error will occur when the next data is received, and the reception error status will persist.	p. 301				
				Reception is always performed with the "number of stop bits = 1". The second stop bit is ignored.	p. 301				
				Be sure to read asynchronous serial interface reception error status register 6 (ASIS6) before reading RXB6.	p. 301				

(15/20)

					( ) ,	5/20)		
Chapter	Classification	Function	Details of Function	Cautions	Pag	e		
er 14	Soft	Serial interface	Generation of serial clock	Keep the baud rate error during transmission to within the permissible error range at the reception destination.	p. 308			
Chapter 14		UART6		Make sure that the baud rate error during reception satisfies the range shown in (4) Permissible baud rate range during reception.	p. 308			
			Permissible baud rate range during reception	Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.	p. 310			
Chapter 15	Soft	Serial interface CSI10	SOTB10: Transmit buffer register 10	Do not access SOTB10 when CSOT10 = 1 (during serial communication).	p. 314			
Ch			SIO10: Serial I/O shift register 10	Do not access SIO10 when CSOT10 = 1 (during serial communication).	p. 314			
			nard	CSIM10: Serial operation mode register 10	Be sure to clear bit 5 to 0.	p. 315		
	Hard				CSIC10: Serial clock selection register 10	When the internal oscillation clock is selected as the clock supplied to the CPU, the clock of the internal oscillator is divided and supplied as the serial clock. At this time, the operation of serial interface CSI10 is not guaranteed.	p. 317	
	Soft			Do not write to CSIC10 while CSIE10 = 1 (operation enabled).	p. 317			
	Š			Clear CKP10 to 0 to use P10/SCK10/TxD0, P11/SI10/RxD0, and P12/SO10 as general-purpose port pins.	p. 317			
				The phase type of the data clock is type 1 after reset.	p. 317			
			3-wire serial I/O mode	Take relationship with the other party of communication when setting the port mode register and port register.	p. 319			
			Communication operation	Do not access the control register and data register when CSOT10 = 1 (during serial communication).	p. 321			
			SO10 output	If a value is written to TRMD10, DAP10, and DIR10, the output value of SO10 changes.	p. 326			
Chapter 16	Soft	Interrupt	IF1L: Interrupt request flag register	Be sure to clear bit 7 of IF1L to 0.	p. 333			
Ch					IF0L, IF0H, IF1L: Interrupt request flag	When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.	p. 333	
			registers	Use the 1-bit memory manipulation instruction (CLR1) for manipulating the flag of the interrupt request flag register. A 1-bit manipulation instruction such as "IFOL.0 = 0;" and "_asm("clr1 IFOL,0");" should be used when describing in C language, because assembly instructions after compilation must be 1-bit memory manipulation instructions (CLR1). If an 8-bit memory manipulation instruction "IFOL & = 0xfe;" is described in C language, for example, it is converted to the following three assembly instructions after compilation: mov a, IFOL and a, #0FEH mov IFOL, a ln this case, at the timing between "mov a, IFOL" and "mov IFOL, a", if the request flag of another bit of the identical interrupt request flag register (IFOL) is set to 1, it is cleared to 0 by "mov IFOL, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.	p. 333			
			MK1L: Interrupt mask flag register	Be sure to set bit 7 of MK1L to 1.	p. 334			

(16/20)

					<u></u> .	/20)					
Chapter	Classification	Function	Details of Function	Cautions	Pag	е					
Chapter 16	Soft	Interrupt	PR1L: Priority specification flag register	Be sure to set bit 7 of PR1L to 1.	p. 335						
Š								EGP, EGN: External interrupt rising/falling edge enable registers	Select the port mode after clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.	p. 336	
				Software interrupt request acknowledgment	Do not use the RETI instruction for restoring from the software interrupt.	p. 340					
			Interrupt request hold	The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared to 0. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.	p. 344						
er 17	Soft	Key interrupt	KRM: Key return mode register	If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.	p. 346						
Chapter 17		function		If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. After that, clear the interrupt request flag and then enable interrupts.	p. 346						
				The bits not used in the key interrupt mode can be used as normal ports.	p. 346						
er 18	Soft	Standby function	_	The RSTOP setting is valid only when "Can be stopped by software" is set for the internal oscillator by a mask option.	p. 347						
Chapter 18	Hard			STOP mode can be used only when CPU is operating on the X1 input clock or internal oscillation clock. HALT mode can be used when CPU is operating on the X1 input clock, internal oscillation clock, or subsystem clock. However, when the STOP instruction is executed during internal oscillation clock operation, the X1 oscillator stops, but the internal oscillator does not stop.	p. 348						
				When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction.	p. 348						
	Soft		STOP mode, HALT mode	The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.	p. 348						
	Hard	Hard	STOP mode	If the internal oscillator is operating before the STOP mode is set, oscillation of the internal oscillation clock cannot be stopped in the STOP mode. However, when the internal oscillation clock is used as the CPU clock, the CPU operation is stopped for 17/f <sub>R</sub> (s) after STOP mode is released.	p. 348						
	Soft		OSTC: Oscillation	After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.	p. 349						
			stabilization time counter status register	If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.  • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS  The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.	p. 349						
	Hard			The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.	p. 349						

(17/20)

					(17/2	U
Chapter	Classification	Function	Details of Function	Cautions	Page	
er 18	Soft	Standby function	OSTS: Oscillation	To set the STOP mode while the X1 input clock is used as the CPU clock, set OSTS before executing the STOP instruction.	p. 350 [	$\exists$
Chapter 18			stabilization time select register	Before setting OSTS, confirm with OSTC that the desired oscillation stabilization time has elapsed.	p. 350 [	
			register	If the STOP mode is entered and then released while the internal oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.  • Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS  The X1 oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. Note, therefore, that only the status up to the	p. 350 [	
		<u> </u>		oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.		
	Hard			The wait time when STOP mode is released does not include the time after STOP mode release until clock oscillation starts ("a" below) regardless of whether STOP mode is released by RESET input or interrupt generation.	p. 350 [	
	Soft		STOP mode setting and operating statuses	Because the interrupt request signal is used to release the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately released if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.	p. 356 [	
19	Hard	Reset	=	For an external reset, input a low level for 10 $\mu$ s or more to the RESET pin.	p. 360	
oter	Ϊ	function		During reset input, the X1 input clock and internal oscillation clock stop oscillating.	p. 360 [	
Chapter 19				When the STOP mode is released by a reset, the STOP mode contents are held during reset input. However, the port pins become high-impedance, except for P130, which is set to low-level output.	p. 360 [	
				An LVI circuit internal reset does not reset the LVI circuit.	p. 361	긔
			Timing of reset due to watchdog timer overflow	A watchdog timer internal reset resets the watchdog timer.	p. 362 [	
	Soft		RESF: Reset control flag register	Do not read data by a 1-bit memory manipulation instruction.	p. 366 [	
pter 20	Soft	Clock monitor	CLM: Clock monitor mode	Once bit 0 (CLME) is set to 1, it cannot be cleared to 0 except by $\overline{\text{RESET}}$ input or the internal reset signal.	p. 368	
Chapte			register	If the reset signal is generated by the clock monitor, CLME is cleared to 0 and bit 1 (CLMRF) of the reset control flag register (RESF) is set to 1.	p. 368 [	
er 21	Soft	Power-on- clear	Power-on-clear circuit functions	If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.	p. 374 [	J
Chapter 21	37	circuit (POC)	Cautions for power-on-clear circuit	In a system where the supply voltage (V <sub>POC</sub> ) fluctuates for a certain period in the vicinity of the POC detection voltage (V <sub>POC</sub> ), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.	p. 376 [	

(18/20)

			T		<del>, , , , , , , , , , , , , , , , , , , </del>	3/20)			
Chapter	Classification	Function	Details of Function	Cautions	Pag	e			
Chapter 22	Soft (	Low-voltage detector (LVI)	LVIM: Low- voltage detection register	To stop LVI, follow either of the procedures below.  • When using 8-bit memory manipulation instruction: Write 00H to LVIM.  • When using 1-bit memory manipulation instruction: Clear LVION to 0 first and then clear LVIE to 0.	p. 380				
			LVIS: Low- voltage detection level selection register	Be sure to clear bits 3 to 7 to 0.	p. 381				
			When used as reset	<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <5>.	p. 382				
							If "POC used" is selected by a mask option, procedures <3> and <4> are not required.	p. 382	
						If supply voltage (VDD) > detection voltage (VLVI) when LVIMD is set to 1, an internal reset signal is not generated.	p. 382		
			When used as interrupt	If "POC used" is selected by a mask option, procedures <3> and <4> are not required.	p. 384				
			Cautions for low-voltage detector	In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the LVI detection voltage (VLVI), the operation is as follows depending on how the low-voltage detector is used.  (1) When used as reset  The system may be repeatedly reset and released from the reset status.  In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (a) below.  (2) When used as interrupt  Interrupt requests may be frequently generated. Take action (b) below.	p. 386				
er 23	Hard	Regulator	_	Directly connect the REGC pin of standard products and (A) grade products to $V_{\text{DD}}$ when the regulator is not used.	p. 390				
Chapter 23				The regulator cannot be used with (A1) and (A2) grade products. Be sure to connect the REGC pin of these products directly to VDD.	p. 390				
Chapter 25	Hard	μPD78F0124	-	There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM versions.	p. 393				
	Soft		IMS: Internal memory size	Setting the initial value of IMS (CFH) is prohibited. Be sure to set the value of the relevant mask ROM version at initialization.	p. 394				
			switching register	When using a mask ROM version, be sure to set the value indicated in Table 25-2 to IMS.	p. 394				
	Hard		REGC pin	Be sure to connect the REGC pin in either of the following ways.  • To GND via a 1 $\mu$ F capacitor  • Directly to VDD	pp. 395, 396	. 🗆			
				When connecting the REGC pin to GND via a 1 $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer. Create an oscillator on the board to supply a clock.	pp. 395 396				
	Soft		UARTO, UART6	When UART0 or UART6 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the V <sub>PP</sub> pulse has been received.	p. 409				

(19/20)

					(19/20)
Chapter	Classification	Function	Details of Function	Cautions	Page
7, 28, 29, 30	Hard	Electrical specifications	Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.	pp. 425, 444, 462, 463, 481, 482
Chapters 27,				X1 oscillator	<ul> <li>When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.</li> <li>Keep the wiring length as short as possible.</li> <li>Do not cross the wiring with the other signal lines.</li> <li>Do not route the wiring near a signal line through which a high fluctuating current flows.</li> <li>Always make the ground point of the oscillator capacitor the same potential as Vss.</li> <li>Do not ground the capacitor to a ground pattern through which a high current flows.</li> <li>Do not fetch signals from the oscillator.</li> </ul>
				Since the CPU is started by the internal oscillation clock after reset is released, check the oscillation stabilization time of the X1 input clock using the oscillation stabilization time counter status register (OSTC). Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.	pp. 426, 445, 464, 483
			Subsystem clock oscillator	When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.  • Keep the wiring length as short as possible.  • Do not cross the wiring with the other signal lines.  • Do not route the wiring near a signal line through which a high fluctuating current flows.  • Always make the ground point of the oscillator capacitor the same potential as Vss.  • Do not ground the capacitor to a ground pattern through which a high current flows.  • Do not fetch signals from the oscillator.	pp. 427, 446, 465, 484
				The subsystem clock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.	pp. 427, 446, 465, 484
Chapters 27, 28	Hard	Electrical specifications (standard products,	ifications oscillator constants	For the resonator selection of the $\mu$ PD780121(A), 780122(A), 780123(A), 780124(A), and 78F0124(A) and oscillator constants, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.	pp. 428, ☐ 447
Chap		(A) grade products)		The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0/KD1 so that the internal operation conditions are within the specifications of the DC and AC characteristics.	pp. 428, □ 429, 447, 448

(20/20)

						0/20)
Chapter	Classification	Function	Details of Function	Cautions	Page	e
Chapter 29	Hard	Electrical specifications ((A1) grade products)	+	Be sure to connect the REGC pin of (A1) grade products directly to VDD.	p. 462	
Chapter 30	Hard	Electrical specifications ((A2) grade products)	-	Be sure to connect the REGC pin of (A2) grade products directly to VDD.	p. 481	
Chapter 32	Hard	Recommended soldering conditions	-	Do not use different soldering methods together (except for partial heating).	pp. 496, 497	
Chapter 33	Soft	Wait	-	When the CPU is operating on the subsystem clock and the X1 input clock is stopped (MCC = 1), do not access the registers listed above using an access method in which a wait request is issued.	p. 499	

## APPENDIX E REVISION HISTORY

# **E.1 Major Revisions in This Edition**

(1/2)

Page	Description	
U16315EJ2V0U	DD00 → U16315EJ3V0UD00	
Throughout	Addition of description on expanded-specification products of standard products and (A) grade products	
p. 7	Addition of Differences Between 78K0/KD1 and 78K0/KD1+ to INTRODUCTION	
p. 17	Addition of 1.1 Expanded-Specification Products and Conventional Products (Standard Products, (A) Grade Products Only)	
p. 24	Modification of 1.6 Kx1 Series Lineup	
p. 42	Modification of connection of XT1 pin when unused in Table 2-2 Pin I/O Circuit Types	
p. 106	Modification of Note 3 and addition of Note 5 to Figure 5-2 Format of Processor Clock Control Registe (PCC)	
p. 107	Addition of minimum instruction execution time of X1 input clock at 12 MHz operation and addition of Notes 2 and 3 to Table 5-2 Relationship Between CPU Clock and Minimum Instruction Execution Time	
p. 110	Addition of oscillation stabilization time status when fxp = 12 MHz to Figure 5-6 Format of Oscillation Stabilization Time Counter Status Register (OSTC)	
p. 111	Addition of oscillation stabilization time when fxp = 12 MHz and addition of Cautions 1 and 2 to Figure 5-7 Format of Oscillation Stabilization Time Select Register (OSTS)	
p. 115	Modification of connection of XT1 pin when unused and addition of <b>Note</b> to <b>5.4.3 When subsystem clock is not used</b>	
p. 123	Addition of Note and modification of Table 5-5 Maximum Time Required to Switch Between Internal Oscillation Clock and X1 Input Clock	
p. 124	Addition of Caution 2 and modification of Table 5-6 Maximum Time Required for CPU Clock Switchover	
p. 136	Addition of description on using capture register to Interrupt request generation column in Figure 6-5 Format of 16-Bit Timer Mode Control Register 00 (TMC00)	
p. 138	Addition of Caution 7 to Figure 6-7 Format of 16-Bit Timer Output Control Register 00 (TOC00)	
p. 139	Addition of Note 1 to Figure 6-8 Format of Prescaler Mode Register 00 (PRM00)	
p. 162	Modification of TMC00 set value in Figure 6-32 Timing of One-Shot Pulse Output Operation with Software Trigger	
p. 172	Addition of Note to Figure 7-5 Format of Timer Clock Selection Register 50 (TCL50)	
p. 173	Addition of Note to Figure 7-6 Format of Timer Clock Selection Register 51 (TCL51)	
p. 175	Modification of Caution 2 in Figure 7-7 Format of 8-Bit Timer Mode Control Register 50 (TMC50) and Figure 7-8 Format of 8-Bit Timer Mode Control Register 51 (TMC51)	
p. 191	Addition of Note 1 and modification of Note 2 in Figure 8-5 Format of 8-Bit Timer H Mode Register 0 (TMHMD0)	
p. 193	Addition of Note to Figure 8-6 Format of 8-Bit Timer H Mode Register 1 (TMHMD1)	
p. 223	Modification of Caution 3 and addition of Caution 5 to Figure 10-2 Format of Watchdog Timer Mode Register (WDTM)	
p. 224	Modification of Cautions 1 and 2 in Figure 10-3 Format of Watchdog Timer Enable Register (WDTE)	
p. 224	Addition of Table 10-4 Relationship Between Watchdog Timer Operation and Internal Reset Signal Generated by Watchdog Timer	
p. 261	Addition of Note 1 and modification of Note 2 in Figure 13-4 Format of Baud Rate Generator Control Register 0 (BRGC0)	

(2/2)

Page	Description
p. 286	Addition of Note 1 and modification of Note 2 in Figure 14-8 Format of Clock Selection Register 6 (CKSR6)
p. 316	Addition of Note to Figure 15-3 Format of Serial Clock Selection Register 10 (CSIC10)
p. 333	Modification of Caution 3 in Figure 16-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L)
p. 349	Addition of oscillation stabilization time status when fxp = 12 MHz to Figure 18-1 Format of Oscillation Stabilization Time Counter Status Register (OSTC)
p. 350	Addition of oscillation stabilization time when fxp = 12 MHz and addition of Cautions 1 and 2 to Figure 18-2 Format of Oscillation Stabilization Time Select Register (OSTS)
p. 362	Modification of Figure 19-2 Timing of Reset by RESET Input
p. 362	Modification of Figure 19-3 Timing of Reset Due to Watchdog Timer Overflow
p. 363	Modification of Figure 19-4 Timing of Reset in STOP Mode by RESET Input
p. 378	Modification of Note in 22.1 Functions of Low-Voltage Detector
p. 381	Addition of Notes 3 and 4 to Figure 22-3 Format of Low-Voltage Detection Level Selection Register (LVIS)
p. 409	Modification of Table 25-6 Communication Modes
p. 424	Addition of CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS) (EXPANDED-SPECIFICATION PRODUCTS)
p. 443	Modification of description of target products in CHAPTER 28 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS) (CONVENTIONAL PRODUCTS)
pp. 467, 470 pp. 468, 471	DC Characteristics in CHAPTER 29 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)  • Addition of condition 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V for low-level output voltage (V <sub>OL2</sub> )  • Addition of value of supply current (I <sub>DD4</sub> ) in internal oscillation, HALT mode
p. 486 p. 487	DC Characteristics in CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)  • Addition of condition 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V for low-level output voltage (V <sub>OL2</sub> )  • Addition of value of supply current (I <sub>DD4</sub> ) in internal oscillation, HALT mode
p. 504	Addition of (3) When using the in-circuit emulator QB-78K0KX1H to Figure A-1 Development Tool Configuration
p. 509	Addition of A.5.3 When using in-circuit emulator QB-78K0KX1H
p. 513	Addition of B.2 When Using QB-78K0KX1H
p. 520	Addition of APPENDIX D LIST OF CAUTIONS
p. 542	Addition of E.2 Revision History up to Previous Edition
U16315EJ3V0UI	D00 → U16315EJ3V1UD00
p. 19	Addition of lead-free products to 1.4 Ordering Information
p. 497	Addition of lead-free products to CHAPTER 32 RECOMMENDED SOLDERING CONDITIONS

# **★ E.2 Revision History up to Previous Edition**

The following table shows the revision history up to this edition. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

(1/4)

Edition	Description	Applied to:	
2nd edition	Addition of products μPD78F0124(A1), 780121(A2), 780122(A2), 780123(A2), 780124(A2)	Throughout	
	Under development $\rightarrow$ Under mass production $\mu$ PD780121, 780122, 780123, 780124, 78F0124, 780121(A), 780122(A), 780123(A), 780124(A), 78F0124(A), 780121(A1), 780122(A1), 780123(A1), 780124(A1)		
	Modification of names of the following special function registers (SFRs)  • Ports 0 to 3, 6, 7, and 12 to 14 → Port registers 0 to 3, 6, 7, and 12 to 14		
	Addition of Cautions 3 and 4 to 1.4 Pin Configuration (Top View)	CHAPTER 1	
	Modification of 1.5 K1 Family Lineup	OUTLINE	
	Modification of outline of timer in and addition of Remark to 1.7 Outline of Functions		
	Addition of Table 2-1 Pin I/O Buffer Power Supplies	CHAPTER 2 PIN	
	Modification of descriptions in 2.2.10 AVREF, 2.2.13 REGC, and 2.2.18 VPP (flash memory versions only)	FUNCTIONS	
	Modification of the following contents in <b>Table 2-2 Pin I/O Circuit Types</b> • Modification of recommended connection when P60 to P63 are not used  • Modification of I/O circuit type of P62 and P63  • Addition of <b>Note</b> to AVREF		
	Modification of recommended connection when VPP is not used		
	Modification of Figure 3-14 Data to Be Saved to Stack Memory	CHAPTER 3 CPU ARCHITECTURE	
	Modification of Figure 3-15 Data to Be Restored from Stack Memory		
	Modification of [Description example] in 3.4.4 Short direct addressing		
	Addition of [Illustration] to 3.4.7 Based addressing, 3.4.8 Based indexed addressing, and 3.4.9 Stack addressing		
	Addition of Table 4-1 Pin I/O Buffer Power Supplies	CHAPTER 4	
	Modification of Table 4-3 Port Configuration	PORT FUNCTIONS	
	Modification of Figure 4-10 Block Diagram of P20 to P27		
	Addition of Remark to Figure 4-16 Block Diagram of P130		
	Deletion of input switch control register (ISC) from and addition of port registers (P0 to P3, P6, P7, P12 to P14) to <b>4.3 Registers Controlling Port Function</b>		
	Partial modification of descriptions in <b>4.4.1 (1) Output mode</b> , <b>4.4.3 (1) Output mode</b> , and <b>(2) Input mode</b>		
	Modification of Figure 5-1 Block Diagram of Clock Generator	CHAPTER 5	
	Addition of Note to 5.3 (1) Processor clock control register (PCC)	CLOCK	
	Addition of Cautions 2 and 3 to Figure 5-6 Format of Oscillation Stabilization Time Counter Status Register (OSTC)	GENERATOR	
	Modification of Figure 5-8 Examples of External Circuit of X1 Oscillator, Figure 5-9 Examples of External Circuit of Subsystem Clock Oscillator, and Figure 5-10 Examples of Incorrect Resonator Connection		
	Modification of Notes 4 and 5 in Figure 5-13 Status Transition Diagram (2)		
	Modification of Note 4 and illustration in Figure 5-13 Status Transition Diagram (4)		

(2/4)

Edition	Description	Applied to:	
2nd edition	Modification of Table 5-3 Relationship Between Operation Clocks in Each Operation Status	CHAPTER 5 CLOCK	
	Modification of Note in Figure 5-14 Switching from Internal Oscillation Clock to X1 Input Clock (Flowchart)	GENERATOR	
	Addition of Note to Figure 5-16 Switching from X1 Input Clock to Subsystem Clock (Flowchart)		
	Revision of chapter	CHAPTER 6 16- BIT TIMER/EVENT COUNTER 00	
	Revision of chapter	CHAPTER 7 8- BIT TIMER/EVENT COUNTERS 50 AND 51	
	Revision of chapter	CHAPTER 8 8- BIT TIMERS HO AND H1	
	Modification of Figure 9-1 Watch Timer Block Diagram	CHAPTER 9	
	Addition of Figure 9-4 Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)	WATCH TIMER	
	Modification of Figure 11-1 Block Diagram of Clock Output Controller	CHAPTER 11 CLOCK OUTPUT CONTROLLER	
	Revision of chapter	CHAPTER 12 A/C	
	Revision of chapter	CHAPTER 13 SERIAL INTERFACE UART0	
	Revision of chapter	CHAPTER 14 SERIAL INTERFACE UART6	
	Revision of chapter	CHAPTER 15 SERIAL INTERFACE CSI10	
	Addition of Note to INTVLI, POC, and LVI in Table 16-1 Interrupt Source List	CHAPTER 16	
	Addition of Note 2 to Table 16-2 Flags Corresponding to Interrupt Request Sources	INTERRUPT	
	Addition of Caution 2 to Figure 16-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L)	FUNCTIONS	
	Addition of Caution to Table 16-3 Ports Corresponding to EGPn and EGNn		
	Addition of software interrupt request item to Table 16-5 Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing		
	Modification of Figure 17-1 Block Diagram of Key Interrupt	CHAPTER 17 KEY INTERRUPT FUNCTION	

(3/4)

Edition	Description	Applied to:	
2nd edition	Modification of Table 18-1 Relationship Between HALT Mode, STOP Mode, and Clock in old edition to Table 18-1 Relationship Between Operation Clocks in Each Operation Status	CHAPTER 18 STANDBY FUNCTION	
	Addition of Cautions 2 and 3 to Figure 18-1 Format of Oscillation Stabilization Time Counter Status Register (OSTC)		
	Modification of Table 18-2 Operating Statuses in HALT Mode		
	Addition of (3) When subsystem clock is used as CPU clock to Figure 18-4 HALT Mode Release by RESET Input		
	Modification of the following items in <b>Table 18-4 Operating Statuses in STOP Mode</b> • 8-bit timer H0  • Serial interfaces UART0 and UART6		
	Modification of Figure 19-1 Block Diagram of Reset Function to Figure 19-4 Timing of Reset in STOP Mode by RESET Input	CHAPTER 19 RESET FUNCTION	
	Modification of Figure 20-1 Block Diagram of Clock Monitor	CHAPTER 20	
	Addition of normal operation mode to Table 20-2 Operation Status of Clock Monitor (When CLME = 1)	CLOCK MONITOR	
	Addition of (6) Clock monitor status after X1 input clock oscillation is stopped by software and (7) Clock monitor status after internal oscillation clock is stopped by software to Figure 20-3 Timing of Clock Monitor		
	Addition of Note to description in 21.1 Functions of Power-on-Clear Circuit	CHAPTER 21	
	Modification of Figure 21-1 Block Diagram of Power-on-Clear Circuit	POWER-ON- CLEAR CIRCUIT	
	Addition of Note to description in 22.1 Functions of Low-Voltage Detector	CHAPTER 22	
	Modification of Figure 22-1 Block Diagram of Low-Voltage Detector	LOW-VOLTAGE DETECTOR	
	Modification of Note 5 in Figure 22-2 Format of Low-Voltage Detection Register (LVIM)	BETEGION	
	Addition of Note 2 and Caution to Figure 22-3 Format of Low-Voltage Detection Level Selection Register (LVIS)		
	Modification of Figure 22-4 Timing of Low-Voltage Detector Internal Reset Signal Generation and Figure 22-5 Timing of Low-Voltage Detector Interrupt Signal Generation		
	Partial modification of description of (2) When used as interrupt under <action> in 22.5  Cautions for Low-Voltage Detector</action>		
	Revision of chapter	CHAPTER 23 REGULATOR	
	Addition of <b>Note</b> to description	CHAPTER 24 MASK OPTIONS	
	Revision of chapter (no modification of 25.1 Internal Memory Size Switching Register)	CHAPTER 25 μPD78F0124	
	Partial modification of operation of "RETI" in 26.2 Operation List	CHAPTER 26 INSTRUCTION SET	

(4/4)

Edition	Description	Applied to:
2nd edition	Revision of chapter	CHAPTER 27 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS, (A) GRADE PRODUCTS)
	Addition of chapter	CHAPTER 28 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)
	Addition of chapter	CHAPTER 29 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)
	Addition of chapter	CHAPTER 31 RECOMMENDED SOLDERING CONDITIONS
	Addition of A.3 Control Software	APPENDIX A
	Addition of in-circuit emulator "IE-78K0K1-ET" to A.5 Debugging Tools (Hardware)	DEVELOPMENT TOOLS
	Modification of part number of RX78K0 in A.7 Embedded Software	TOOLS
	Addition of chapter	APPENDIX B NOTES ON TARGET SYSTEM DESIGN
	Addition of chapter	APPENDIX D REVISION HISTORY