

SN74BCT29821, SN74BCT29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D3125, FEBRUARY 1989—REVISED JULY 1989

- BICMOS Process with CMOS Inputs and TTL Outputs Substantially Reduces Standby Current
- Input has 50-k Ω Pullup Resistor
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Functionally Equivalent to Am29821A, Am29822A, SN74ALS29821, and SN74ALS29822
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs

2

BICMOS Circuits

description


These 10-bit flip-flops feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs on the 'BCT29821 will be true, and on the 'BCT29822 will be complementary to the data input.


A buffered output-control (\overline{OC}) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT' family is characterized for operation from 0°C to 70°C.

SN74BCT29821 ... DW OR NT PACKAGE



SN74BCT29822 ... DW OR NT PACKAGE



PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1989, Texas Instruments Incorporated

TEXAS
INSTRUMENTS


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74BCT29821
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE (EACH FLIP-FLOP)
'BCT29821


INPUTS			OUTPUT
\overline{OC}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



2

BiCMOS Circuits




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74BCT29821, SN74BCT29822
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

FUNCTION TABLE (EACH FLIP-FLOP)
'BCT29822


INPUTS			OUTPUT
\overline{OC}	CLK	\overline{D}	Q
L	\uparrow	H	L
L	\uparrow	L	H
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

2

BICMOS Circuits



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74BCT29821
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration	CLK high	7		ns
		CLK low	7		
t _{su}	Setup time, data before CLK ↑	7			ns
t _h	Hold time, data after CLK ↑	1			ns
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V	
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.3		V	
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2				
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.4 V			20	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA	
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1	mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-10		75	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			0.2	mA	
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0	-75		-250	mA	
I _{CC}	V _{CC} = 5.5 V	Outputs high		6	10	mA
		Outputs low		25	35	
		Outputs disabled		2	6	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q	1.5	7.5	10	1.5	12	ns
t _{PHL}			1.5	6.5	9	1.5	10	
t _{PZH}	OC	Any Q	2	7.5	10	2	12	ns
t _{PZL}			2	9	12	2	13	
t _{PHZ}	OC	Any Q	2	5	7	2	8	ns
t _{PLZ}			2	5	7	2	8	

2

BiCMOS Circuits



SN74BCT29822
10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration	CLK high			ns
		CLK low			
t _{su}	Setup time, data before CLK ↑				ns
t _h	Hold time, data after CLK ↑				ns
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

2
BICMOS Circuits

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -15 mA	2.4	3.3		V
	V _{CC} = 4.5 V, I _{OH} = -24 mA	2			
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA		0.35	0.5	V
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.4 V			20	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20	μA
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	10		-75	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.2	mA
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0	-75		-250	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high		6	mA
		Outputs low		25	
		Outputs disabled		2	


† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q		7.5				ns
t _{PHL}				6.5				
t _{PZH}	∅∅	Any Q		7.5				ns
t _{PZL}				9				
t _{PHZ}	∅∅	Any Q		5				ns
t _{PLZ}				5				



PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed


LOAD CIRCUIT



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS