Intel StrataFlash® Cellular Memory (M18)

Datasheet

Product Features

High Performance Read, Program and Erase Power

- 96 ns initial access for reads
- 512-Mbit device: 108 MHz with zero wait-state synchronous burst reads: 7 ns clock-to-data output
- 256-Mbit device: 133 MHz with zero wait-state synchronous burst reads: 5.5 ns clock-to-data
- 8-, 16-, and continuous-word synchronousburst
- Programmable WAIT configuration
- Customer-configurable output driver impedance
- Buffered Enhanced Factory Programming (BEFP): 2.1 µs/byte (typ)
- 1.8 V low-power buffered programming: 2.1 µs/byte (typ)
- Block Erase: 0.9 s per block (typ)

Architecture

- 16-bit wide data bus
- Multi-Level Cell Technology
- Symmetrically Blocked Array Architecture
- 256-Kbyte Erase Blocks
- 512-Mb device: Eight 64-Mbit partitions
- 256-Mb device: Eight 32-Mbit partitions
- Four additional 8-Kbyte Extended Flash Array (EFA) Blocks
- Read-While-Program and Read-While-Erase
- Status register for partition and device status
- Blank Check feature

Quality and Reliability

- Expanded temperature: -30° C to +85° C
- Minimum 100,000 erase cycles per block
- ETOXTM IX Process Technology (90 nm)

- Core voltage: 1.7 V 2.0 V
- I/O voltage: 1.7 V 2.0 V
- Standby current: 50 μA (typ)
- Deep Power-Down mode: 2 μA (typ)
- Automatic Power Savings mode
- 16-word synchronous-burst read current: 23 mA (typ)

Software

- 20 μs (typ) program suspend
- 20 μs (typ) erase suspend
- Intel® Flash Data Integrator optimized
- Basic Command Set (BCS) and Extended Command Set (ECS) compatible
- Common Flash Interface (CFI)

Security

- OTP Registers:
 - 64 unique pre-programmed bits
 - 64 user-programmable bits
 - Additional 2048 user-programmable bits
- Absolute write protection with $V_{pp} = GND$
- Power-transition erase/program lockout
- Individual zero-latency block locking
- Individual block lock-down

Density and Packaging

- Density: 512 Mbit, 256 Mbit
- Address-data multiplexed and non-multiplexed
- x16D (105-ball) Flash SCSP package
- x16C (107-ball) Flash SCSP package
- 0.8 mm solder-ball pitch lead-free

The Intel StrataFlash® Cellular Memory (M18) is the 5th generation Intel StrataFlash® memory with multi-level cell (MLC) technology. It provides high performance, low-power synchronousburst read mode and asynchronous read mode at 1.8 V. It features flexible, multi-partition readwhile-program and read-while-erase capability, enabling background programming or erasing in one partition simultaneously with code execution or data reads in another partition. This dual operation architecture also allows two processors to interleave code operations while program and erase operations take place in the background. The eight partitions allow flexibility for system designers to choose the size of the code and data segments. The Intel StrataFlash® Cellular Memory (M18) is manufactured using Intel 90 nm ETOXTM IX process technology and is available in industry-standard chip-scale packaging.

> Order Number: 309823, Revision: 003 23-Feb-2006



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © 2006, Intel Corporation

* Other names and brands may be claimed as the property of others.



1.0	Introd	duction	7
	1.1	Document Purpose	7
	1.2	Nomenclature	
	1.3	Acronyms	7
	1.4	Conventions	8
2.0	Funct	tional Overview	g
	2.1	Product Description	9
	2.2	Configuration and Memory Map	
		2.2.1 Extended Flash Array	
3.0	Packa	age Information	13
4.0	Ballo	ut and Signal Descriptions	17
	4.1	Signal Ballouts x16D	17
		4.1.1 x16D (105-Ball) Ballout, Non-Mux	
		4.1.2 x16D AD-Mux (105-Ball) Ballout	
	4.2	Signal Descriptions x16D	
	4.3	Signal Ballouts x16C	
		4.3.1 x16C (107-Ball) Ballout, Non-Mux	
	4.4	4.3.2 x16C AD-Mux (107-Ball) Ballout	
	4.4	Signal Descriptions x16C	
5.0		num Ratings and Operating Conditions	
	5.1	Absolute Maximum Ratings	
	5.2	Operating Conditions	30
6.0	Electi	rical Characteristics	
	6.1	DC Current Specifications	
	6.2	DC Voltage Specifications	
	6.3	Capacitance	33
7.0	NOR	Flash AC Characteristics	34
	7.1	AC Test Conditions	35
	7.2	Read Specifications	36
		7.2.1 Timings: Non Mux Device, Asynchronous Read	
		7.2.2 Timings: Non Mux Device, Synchronous Read 108 MHz, 512 Mb	
		7.2.3 Timings: Non Mux Device, Synchronous Read 133 MHz, 256 Mb	
		7.2.4 Timings: AD-Mux Device, Asynchronous Read	
		7.2.5 Timings: AD-Mux Device, Synchronous Read 108 MHz, 512 Mb	
	7.2	7.2.6 Timings: AD-Mux Device, Synchronous Read 133 MHz, 256 Mb	
	7.3	Write Specifications	
		7.3.1 Timings: Non Mux Device, Asynchronous Write7.3.2 Timings: Non Mux Device, Synchronous Write 108 MHz, 512 Mb	
		7.3.3 Timings: Non Mux Device, Synchronous Write 133 MHz, 256 Mb	
		7.3.4 Timings: AD-Mux Device, Asynchronous Write	
		7.3.5 Timings: AD-Mux Device, Synchronous Write 108 MHz, 512 Mb	
		5	5 6

Intel StrataFlash® Cellular Memory



		7.3.6 Timings: AD-Mux Device, Synchronous Write 133 MHz, 256 Mb	
	7.4	Program and Erase Characteristics	
	7.5	Reset Specifications	
	7.6	Deep Power Down Specifications	61
8.0	NOR	Flash Bus Interface	62
	8.1	Bus Reads	62
		8.1.1 Asynchronous single-word reads	
7, 7, 8.0 N 8.8 8.8 8.8 8.8 8.9 9.0 9.9 9.9 9.9 9.9 9.9 9.9 9.9 9.9 9		8.1.2 Asynchronous Page Mode (Non-multiplexed devices only)	
		8.1.3 Synchronous Burst Mode	
		8.1.3.1 WAIT Operation	
	8.2	Bus Writes	
	8.3	Reset	64
	8.4	Deep Power-Down	64
	8.5	Standby	
	8.6	Output Disable	65
	8.7	Bus Cycle Interleaving	65
		8.7.1 Read Operation During Program Buffer fill	66
	8.8	Read-to-Write and Write-to-Read Bus Transitions	66
		8.8.1 Write to Asynchronous read transition	66
		8.8.2 Write to synchronous read transition	66
		8.8.3 Asynchronous/Synchronous read to write transition	
		8.8.4 Bus write with active clock	67
9.0	NOR	Flash Operations	68
	9.1	Initialization	68
	• • •	9.1.1 Power-Up/Down Characteristics	
		9.1.2 Reset Characteristics	
		9.1.3 Power Supply Decoupling	
	9.2	Status Register	
		9.2.1 Clearing the Status Register	70
	9.3	Read Configuration Register	71
		9.3.1 Latency Count	72
		9.3.2 Programming the RCR	73
	9.4	Enhanced Configuration Register	74
		9.4.1 Output Driver Control	
		9.4.2 Programming the ECR	75
	9.5	Read Operations	76
		9.5.1 Read Array	76
		9.5.2 Read Status Register	
		9.5.3 Read Device Information	
		9.5.4 CFI Query	
		9.5.5 Read Extended Flash Array (EFA)	
	9.6	Programming Modes	
		9.6.1 Control Mode	
	_	9.6.2 Object Mode	
	9.7	Programming Operations	
		9.7.1 Single-Word Programming	
		9.7.2 Buffered Programming	
		9.7.3 Buffered Enhanced Factory Programming (BEFP)	84



	9.7.3.1 Setup Phase	85
	9.7.3.2 Program/Verify Phase	85
	9.7.3.3 Exit Phase	
	9.7.4 EFA Word Programming	86
9.8	Block Erase Operations	86
9.9	Blank Check Operation	87
9.10	Suspend and Resume	8888
9.11	Simultaneous Operations	90
9.12	Security	91
	9.12.1 Block Locking	91
	9.12.2 One-Time Programmable (OTP) Registers	92
	9.12.3 Global Main-Array Protection	92
Appendix A	Device Command Codes	95
Appendix B	Device ID Codes	97
Appendix C	Flow Charts	98
Appendix D	Common Flash Interface	107
Appendix E	Next State Table	116
Appendix F	Additional Information	123
Appendix G	Ordering Information	124



Revision History

Revision Date	Revision	Description
October 05	001	Initial Release
		Made the following specifications changes:
		Initial read access speed changed to 96 ns as shown in "High Performance Read, Program and Erase" on page 1.
		Revised I _{CCS} test conditions in Table 7 "DC Current Specifications" on page 31.
		Latency count for 66 MHz changed to 7 in Table 7 "DC Current Specifications" on page 31 and in Table 24 "CLK Frequencies for LC Settings" on page 73.
		Latency count for 108 MHz changed to 10 in Table 7 "DC Current Specifications" on page 31.
		Latency count for 133 MHz changed to 13 in Table 7 "DC Current Specifications" on page 31 and in Table 24 "CLK Frequencies for LC Settings" on page 73.
		Revised V_{PP} Program and Erase specifications and test conditions in Table 7 "DC Current Specifications" on page 31.
28-Dec-05	002	R201 t_{CLK} changed to 9.26 in Table 12 "AC Read, 512 Mbit, 108 MHz, VCCQ = 1.7 V to 2.0 V" on page 36.
		R317 t_{VHCH} min changed to 2 in Table 13 "AC Read, 256 Mbit, 133 MHz, VCCQ = 1.7 V to 2.0 V" on page 38.
		Added data and adress valid information to Table 3 "Signal Descriptions for x16D / x16D AD-Mux Ballout" on page 19.
		Updated the description for the ADV# signal to include 108 MHz in Table 4 "Signal Descriptions for x16C / x16C AD-Mux Ballout" on page 25.
	Updated th "Buffered E	Updated the data value in the comments column of the BEFP Confirm operation in Figure 60 "Buffered EFP Flowchart" on page 101.
		Updated the address signal names to Address [Max:4] [A] and A[3:0] in Figure 14 "Asynchronous Single-Word Read with ADV# Latch" on page 40.
		Made the following specification updates:
		Corrected two typographical errors as follows: 512 KB changed to 512 bytes and 1 KB changed to 512 bytes in Section 9.6.1, "Control Mode" on page 79.
		Corrected one typographical error as follows: Max value for R17 changed from 14 to 9 in Table 12 "AC Read, 512 Mbit, 108 MHz, VCCQ = 1.7 V to 2.0 V" on page 36.
		Updated the package in Figure 3 "Mechanical Specifications for x16D (105-ball) package (8x10x1.4 mm)" on page 13.
		Changed wording from "power transitions" to "signal transitions" in notes for Table 5 "Absolute Maximum Ratings" on page 29.
		Changed value for T _C in notes for Table 7 "DC Current Specifications" on page 31.
23-Feb-06	003	Changed wording from "power transitions" to "signal transitions" in notes for Table 8 "DC Voltage Specifications" on page 33.
		Changed value for T _C in notes for Table 9 "Capacitance" on page 33.
		Revised Table 11 "Test configuration component value for worst case speed conditions" on page 35.
		Revised symbol in the symbol column for R17 in Table 12 "AC Read, 512 Mbit, 108 MHz, VCCQ = 1.7 V to 2.0 V" on page 36.
		Changed value for T _C in notes for Table 15 "Program and Erase Characteristics" on page 59.
		Revised the Table 63 "Package Ordering Information" on page 125 as follows: Changed the package of the non-mux x16D 105-ball 512 + 512 flash device to 8 x 10 x 1.4.
		Also added the following new line item: Mux x16D 105-ball 512 + 512 flash device 8 x 10 x 1.4 package.



1.0 Introduction

1.1 Document Purpose

This document describes the device interface, operations, and specifications of the Intel StrataFlash® Cellular Memory (M18) device.

1.2 Nomenclature

Refers to V_{cc} and V_{ccq} voltage range of 1.7 V to 2.0 V
A group of bits that erase with one erase command
A group of 256-KB blocks used for storing code or data
A group of four 8-KB blocks outside of the main array
A group of blocks that share common program and erase circuitry and command status register
An aligned 1-KB section of the main array
A 32-byte section of the programming region
8 bits
2 bytes = 16 bits
1024 bits
1024 bytes
1024 words
4.040.570.5%
1,048,576 bits
/ / / / / / / / / / / / / / / / / / / /

1.3 Acronyms

BCS	Basic Command Set
CFI	Common Flash Interface
CUI	Command User Interface
DU	Don't Use
ECR	Enhanced Configuration Register (Flash)
EFA	Extended Flash Array
ETOX	EPROM Tunnel Oxide



FDI Flash Data Integrator

RCR Read Configuration Register (Flash)

RFU Reserved for Future Use

SCSP Stacked Chip Scale Package

SR Status Register

1.4 Conventions

Group Membership Square brackets are used to designate group membership or to define a group

Brackets of signals with a similar function, such as A[21:1].

VCC vs. V_{CC} When referring to a signal or package-connection name, the notation used is

VCC. When referring to a timing or electrical level, the notation used is

subscripted such as V_{CC} .

Device This term is used interchangeably throughout this document to denote either a

particular die, or all die in the package.

F[3:1]-CE#, This is the method used to refer to more than one chip-enable or output enable. When each is referred to individually, the reference is F1-CE# and F1-OE# (for

F[2:1]-OE# die #1), and F2-OE# (for die #2).

F-VCC When referencing flash memory signals or timings, the notation used is F-VCC

or F-V_{CC} respectively.

00FFh Denotes 16-bit hexadecimal numbers
00FF 00FFh Denotes 32-bit hexadecimal numbers



2.0 Functional Overview

This section provides an overview of the device features and a detailed description of the device memory architecture.

2.1 Product Description

The Intel StrataFlash® Cellular Memory (M18) device provides high read and write performance at low voltage on a 16-bit data bus.

The flash memory device has a multi-partition architecture with read-while-program and read-while-erase capability. It supports synchronous burst reads of up to 108 MHz on 512-Mb and devices and 133 MHz on 256-Mbit devices. In continuous-burst mode, data can be read from the bottom to the top of memory across partition boundaries.

Upon initial power up or return from reset, the device defaults to asynchronous array-read mode. Synchronous burst-mode reads are enabled by setting the Read Configuration Register. In synchronous burst mode, output data is synchronized with a user-supplied clock signal. A WAIT signal provides easy CPU-to-flash memory synchronization.

Designed for low-voltage applications, the device supports read operations with V_{CC} at 1.8 V, and erase and program operations with V_{PP} at 1.8 V or 9.0 V. VCC and VPP can be tied together for a simple, ultra-low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when V_{PP} is less than V_{PPLK} .

A Status Register provides status and error conditions of erase and program operations.

One-Time-Programmable registers allows unique flash device identification that can be used to increase flash content security. Also, the individual block-lock feature provides zero-latency block locking and unlocking to protect against unwanted program or erase of the array.

The flash memory device offers three power savings features: Automatic Power Savings (APS) mode, standby mode, and Deep Power-Down (DPD) mode. The device automatically enters APS following read-cycle completion. Standby is initiated when the system deselects the device by deasserting CE#. The DPD mode provides the lowest power consumption; it is enabled by setting a bit in the Enhanced Configuration Register and entered by asserting the DPD pin.

2.2 Configuration and Memory Map

The Intel StrataFlash® Cellular Memory device features a symmetrical block architecture. The device main array is divided as follows:

- The 256-Mb device has a main array of 128 blocks. There are eight 32-Mb partitions, each containing 16 blocks of 256 KB.
- The 512-Mb device has a main array of 256 blocks. There are eight 64-Mb partitions, each containing 32 blocks of 256 KB.



Flash cells within a block are organized by regions and segments.

- A block contains 256 regions of 1024 bytes that are called "programming regions".
- Each programming region has 32 "segments" of 32 bytes each.
- The 32 segments within the programming region are divided into two halves, "A-half' and "B-half'. The A-half has A3 = 0 addresses, and the B-half has A3 = 1 addresses.

See Table 1 for main array memory map, Figure 1 for main array architecture, and Figure 2 for programming region architecture for details.

Table 1. Main Array Memory Map

		256-Mbit Device			512-Mbit Device		
		Blk #	Address Range		Blk #	Address Range	
n 7	it	127	0FE0000-0FFFFF	it	255	1FE0000-1FFFFF	
Partition	artition 32Mbit		::	64Mbit	:	:	
Ра	3	112	0E00000-0E1FFFF	9	224	1C00000-1C1FFFF	
n 6	it	111	0DE0000-0DFFFFF	it	223	1BE0000-1BFFFFF	
Partition	32Mbit			64Mbit		:	
Pal	3,	96	0C00000-0C1FFFF	Ò	192	1800000-181FFFF	
n 5	it	95	0BE0000-0BFFFFF	ij	191	17E0000-17FFFF	
titio	Partition 32Mbit	:	į.	64Mbit	÷	÷	
Par	3,	80	0A00000-0A1FFFF	Ó	160	1400000-141FFFF	
4 ر	it	79	09E0000-09FFFF	ij	159	13E0000-13FFFFF	
Partition 4	32Mbit	:	į.	64Mbit	÷	÷	
Par	3,	64	0800000-081FFFF	ġ	128	1000000-101FFFF	
3 ا	it	63	07E0000-07FFFF	64Mbit	127	0FE0000-0FFFFF	
Partition 3	32Mbit	:	į.		÷	i i	
Par	3,	48	0600000-061FFFF	Ò	96	0C00000-0C1FFFF	
2 ا	it	47	05E0000-05FFFF	ij	95	0BE0000-0BFFFFF	
Partition 2	32Mbit	:	į.	64Mbit	÷	i i	
Par	3,	32	0400000-041FFFF	Ò	64	0800000-081FFFF	
1	it	31	03E0000-03FFFF	ij	63	07E0000-07FFFF	
Partition	32Mbit	:	:	64Mbit	÷	i i	
Par	3,	16	0200000-021FFFF	Ó	32	0400000-041FFFF	
0 ر	it	15	01E0000-01FFFF	it	31	03E0000-03FFFFF	
Partition 0	32Mbit	:	i i	64Mbit	:	i i	
Par	3,	0	0000000-001FFFF	9	0	0000000-001FFFF	



Figure 1. Main Array Architecture





Figure 2. Programming Region Architecture



2.2.1 Extended Flash Array

In additional to the main array, the flash device features four 8-KB Extended Flash Array (EFA) blocks. The EFA block plane is not part of the main array, however it maps to a main array partition during a read, program or erase operation. See Table 2 for EFA block addresses.



Table 2. Extended Flash Array (EFA) Blocks Memory Map


	Blk#	Address Range
	3	0003000-0003FFF
256Kbit	2	0002000-0002FFF
	1	0001000-0001FFF
	0	0000000-0000FFF



3.0 Package Information

The following figures show the ballout package information for the M18 device in x16C and x16D SCSP ballouts. Figure 3 and Figure 4 shows the x16D 105-ball package, and Figure 5 and Figure 6 show a x16C 107-ball package.

Figure 3. Mechanical Specifications for x16D (105-ball) package (8x10x1.4 mm)



Dimensions	Symbol	Min	Nom	Max	Notes	Min	Nom	Max
Package Height	A			1.4				0.0551
Ball Height	A1	0.200				0.0079		
Package Body Thickness	A2		1.070				0.0421	
Ball (Lead) Width	b	0.325	0.375	0.425		0.0128	0.0148	0.0167
Package Body Length	D	9.90	10.00	10.10		0.3898	0.3937	0.3976
Package Body Width	Е	7.90	8.00	8.10		0.3110	0.3150	0.3189
Pitch	e		0.800				0.0315	
Ball (Lead) Count	N		105				105	
Seating Plane Coplanarity	Y			0.100				0.0039
Corner to Ball Distance Along E	S1	0.700	0.800	0.900		0.0276	0.0315	0.0354
Corner to Ball Distance Along D	S2	0.500	0.600	0.700		0.0197	0.0236	0.0276



Figure 4. Mechanical Specifications for x16D (105-ball) package (9x11x1.2 mm)








Figure 5. Mechanical Specifications for x16C (107-ball) package (8x11x1.2 mm)



Millimeters								
Dimensions	Symbol	Min	Nom	Max	Notes	Min	Nom	Max
Package Height	A			1.2				0.0472
Ball Height	A1	0.200				0.0079		
Package Body Thickness	A2		0.860				0.0339	
Ball (Lead) Width	b	0.325	0.375	0.425		0.0128	0.0148	0.0167
Package Body Length	D	10.90	11.00	11.10		0.4291	0.4331	0.4370
Package Body Width	Е	7.90	8.00	8.10		0.3110	0.3150	0.3189
Pitch	e		0.800				0.0315	
Ball (Lead) Count	N		107				107	
Seating Plane Coplanarity	Y			0.100				0.0039
Corner to Ball Distance Along E	S1	0.700	0.800	0.900		0.0276	0.0315	0.0354
Corner to Ball Distance Along D	S2	1.000	1.100	1.200		0.0394	0.0433	0.0472



Figure 6. Mechanical Specifications for x16C (107-ball) package (8x11x1.4 mm)



0.700

1.000

0.800

1.100

Y

S1

S2

0.100

0.900

1.200

0.0276

0.0394

0.0315

0.0433

Seating Plane Coplanarity

Corner to Ball Distance Along E

Corner to Ball Distance Along D

0.0039

0.0354

0.0472




4.0 Ballout and Signal Descriptions

This section provides ballout and signal description information for x16D (105-ball) and x16C (107-ball) packages, Non-Mux and AD-Mux.

4.1 Signal Ballouts x16D

4.1.1 x16D (105-Ball) Ballout, Non-Mux


Figure 7. x16D (105-Ball) Electrical Ballout, Non-Mux





4.1.2 x16D AD-Mux (105-Ball) Ballout

Figure 8. x16D AD-Mux (105-Ball) Electrical Ballout





4.2 Signal Descriptions x16D

Table 3. Signal Descriptions for x16D / x16D AD-Mux Ballout (Sheet 1 of 4)

Symbol	Туре	Signal Descriptions	Notes
Address an	d Data S	ignals, Non-Mux	
A[MAX: 0]	Input	ADDRESS: Global device signals. Shared address inputs for all memory die during Read and Write operations. 4-Gbit: AMAX = A27 2-Gbit: AMAX = A26 1-Gbit: AMAX = A25 512-Mbit: AMAX = A24 256-Mbit: AMAX = A23 128-Mbit: AMAX = A22 A[12:0] are the row and A[9:0] are the column addresses for 512-Mbit LPSDRAM. A[12:0] are the row and A[8:0] are the column addresses for 128-Mbit LPSDRAM. A[11:0] are the row and A[8:0] are the column addresses for 128-Mbit LPSDRAM. Unused address inputs should be treated as RFU.	1
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Global device signals. DQ[15:0] are used to input commands and write-data during Write cycles, and to output read-data during Read cycles. During NAND accesses, DQ[7:0] are used to input commands, address-data, and write-data, and to output read-data. Data signals are High-Z when the device is deselected or its output is disabled.	
F-ADV#	Input	FLASH ADDRESS VALID: Flash-specific signal; low-true input. During synchronous flash Read operations, the address is latched on the rising edge of F-ADV#, or on the first rising edge of F-CLK after F-ADV# goes low for devices that support up to 108 MHz, or on the last rising edge of F-CLK after F-ADV# goes low for devices that support up to 133 MHz. In an asynchronous flash Read operation, the address is latched on the rising edge of F-ADV# or continuously flows through while F-ADV# is low.	
Address an	d Data S	signals, AD-Mux	
A[MAX:16]	Input	ADDRESS: Global device signals. Shared address inputs for all Flash and SRAM memory die during Read and Write operations. • 4-Gbit: AMAX = A27 • '2-Gbit: AMAX = A26 • 1-Gbit: AMAX = A25 • 512-Mbit: AMAX = A24 • 256-Mbit: AMAX = A23 • 128-Mbit: AMAX = A22 Unused address inputs should be treated as RFU.	1



Table 3. Signal Descriptions for x16D / x16D AD-Mux Ballout (Sheet 2 of 4)

Symbol	Type	Signal Descriptions	Notes
		ADDRESS-DATA MULTIPLEXED INPUTS/ OUTPUTS: AD-Mux flash and SRAM lower address and data signals; LPSDRAM data signals.	
		During AD-Mux flash and SRAM Write cycles, AD[15:0] are used to input the lower address followed by commands or write-data.	
AD[15:0]	Input /	During AD-Mux flash Read cycles, AD[15:0] are used to input the lower address followed by readdata output.	
	Output	During LPSDRAM accesses, AD[15:0] are used to input commands and write-data during Write cycles or to output read-data during Read cycles.	
		During NAND accesses, AD[7:0] are used to input commands, address, or write-data, and to output read-data.	
		AD[15:0] are High-Z when the flash or SRAM is deselected or its output is disabled.	2 2
		FLASH ADDRESS VALID: Flash-specific signal; low-true input.	
F-ADV#	Input	During synchronous flash Read operations, the address is latched on the rising edge of F-ADV#, or on the first rising edge of F-CLK after F-ADV# goes low for devices that support up to 108 MHz, or on the last rising edge of F-CLK after F-ADV# goes low for devices that support up to 133 MHz.	
		In an asynchronous flash Read operation, the address is latched on the rising edge of F-ADV#.	
Control Sig	nals		
		FLASH CHIP ENABLE: Flash-specific signal; low-true input.	
		When low, F-CE# selects the associated flash memory die. When high, F-CE# deselects the associated flash die. Flash die power is reduced to standby levels, and its data and F-WAIT outputs are placed in a High-Z state.	
F[4:1]-CE#	Input	F1-CE# is dedicated to flash die #1.	1
[4.1]-OL#	iliput	 F[4:2]-CE# are dedicated to flash die #4 through #2, respectively, if present. Otherwise, any unused flash chip enable should be treated as RFU. 	'
		 For NOR/NAND stacked device, F1-CE# selects NOR die #1, F2-CE# selects NOR die #2 while F4-CE# selects NAND die #1 and NAND die #2 using virtual chip-select scheme, F3-CE# selects NAND die #3 if present. 	
E 01 K	1	FLASH CLOCK: Flash-specific signal; rising active-edge input.	
F-CLK	Input	F-CLK synchronizes the flash with the system clock during synchronous operations.	
D CLK	Innut	LPSDRAM CLOCK: LPSDRAM-specific signal; rising active-edge input.	2
D-CLK	Input	D-CLK synchronizes the LPSDRAM and DDR LPSDRAM with the system clock.	2
D 01.14#		DDR LPSDRAM CLOCK: DDR LPSDRAM-specific signal; falling active-edge input.	
D-CLK#	Input	D-CLK# synchronizes the DDR LPSDRAM with the system clock.	2
		OUTPUT ENABLE: Flash- and SRAM-specific signal; low-true input.	
OE#	Input	When low, OE# enables the output drivers of the selected flash or SRAM die. When high, OE# disables the output drivers of the selected flash or SRAM die and places the output drivers in High-Z.	
		FLASH RESET: Flash-specific signal; low-true input.	
F-RST#	Input	When low, F-RST# resets internal operations and inhibits writes. When high, F-RST# enables normal operation.	
		FLASH WAIT: Flash -specific signal; configurable-true output.	
F-WAIT	Output	When asserted, F-WAIT indicates invalid output data. F-WAIT is driven whenever F-CE# and OE# are low. F-WAIT is High-Z whenever F-CE# or OE# is high.	
WE#	Input	WRITE ENABLE: Flash- and SRAM-specific signal; low-true input. When low, WE# enables Write operations for the enabled flash or SRAM die.	4
		LPSDRAM WRITE ENABLE: LPSDRAM-specific signal; low-true input.	
D-WE#	Input	D-WE#, together with A[MAX:0], D-BA[1:0], D-CKE, D-CS#, D-CAS#, and D-RAS#, define the LPSDRAM command or operation. D-WE# is sampled on the rising edge of D-CLK.	2



Table 3. Signal Descriptions for x16D / x16D AD-Mux Ballout (Sheet 3 of 4)

Symbol	Type	Signal Descriptions	Notes
		FLASH WRITE PROTECT: Flash-specific signals; low-true inputs.	
		When low, F-WP# enables the Lock-Down mechanism. When high, F-WP# overrides the Lock-Down function, enabling locked-down blocks to be unlocked with the Unlock command.	
F-WP[2:1]#	Input	F-WP1# is dedicated to flash die #1.	
		F-WP2# is common to all other flash dies, if present. Otherwise it is RFU.	
		For NOR/NAND stacked device, F-WP1# selects all NOR dies, while F-WP2# selects all NAND dies.	
F-DPD	Input	FLASH DEEP POWER-DOWN: Flash-specific signal; configurable-true input.	
ו-טרט	iliput	When enabled in the ECR, F-DPD is used to enter and exit Deep Power-Down mode.	
N-CLE	Innut	NAND COMMAND LATCH ENABLE: NAND-specific signal; high-true input.	2
IN-CLE	Input	When high, N-CLE enables commands to be latched on the rising edge of N-WE#.	
N. A. F.	la a d	NAND ADDRESS LATCH ENABLE: NAND-specific signal; high-true input.	
N-ALE	Input	When high, N-ALE enables addresses to be latched on the rising edge of N-WE#.	2
		NAND READ ENABLE: NAND-specific signal; low-true input.	
N-RE#	Input	When low, N-RE# enables the output drivers of the selected NAND die. When high, N-RE# disables the output drivers of the selected NAND die and places the output drivers in High-Z.	2,5
		NAND READY/BUSY: NAND-specific signal; low-true output.	
N-RY/BY#	Output	When low, N-RY/BY# indicates the NAND is busy performing a read, program, or erase operation. When high, N-RY/BY# indicates the NAND device is ready.	2
NI VA/E#	1	NAND WRITE ENABLE: NAND-specific signal; low-true input.	0.0
N-WE#	Input	When low, N-WE# enables Write operations for the enabled NAND die.	2,6
		LPSDRAM CLOCK ENABLE: LPSDRAM-specific signal; high-true input.	
D-CKE	Input	When high, D-CKE indicates that the next D-CLK edge is valid. When low, D-CKE indicates that the next D-CLK edge is invalid and the selected LPSDRAM die is suspended.	2
D DA[4.0]	Innut	LPSDRAM BANK SELECT: LPSDRAM-specific input signals.	2
D-BA[1:0]	Input	D-BA[1:0] selects one of four banks in the LPSDRAM die.	
		LPSDRAM ROW ADDRESS STROBE: LPSDRAM-specific signal; low-true input.	
D-RAS#	Input	D-RAS#, together with A[MAX:0], D-BA[1:0], D-CKE, D-CS#, D-CAS#, and D-WE#, define the LPSDRAM command or operation. D-RAS# is sampled on the rising edge of D-CLK.	2
		LPSDRAM COLUMN ADDRESS STROBE: LPSDRAM-specific signal; low-true input.	
D-CAS#	Input	D-CAS#, together with A[MAX:0], D-BA[1:0], D-CKE, D-CS#, D-RAS#, and D-WE#, define the LPSDRAM command or operation. D-CAS# is sampled on the rising edge of D-CLK.	2
		LPSDRAM CHIP SELECT: LPSDRAM-specific signal; low-true input.	
		When low, D-CS# selects the associated LPSDRAM memory die and starts the command input cycle. When D-CS# is high, commands are ignored but operations continue.	
D[2:1]-CS#	Input	D-CS#, together with A[MAX:0], D-BA[1:0], D-CKE, D-RAS#, D-CAS#, and D-WE#, define the LPSDRAM command or operation. D-CS# is sampled on the rising edge of D-CLK.	2
ı		D[2:1]-CS# are dedicated to LPSDRAM die #2 and die #1, respectively, if present. Otherwise, any unused LPSDRAM chip selects should be treated as RFU.	
		LPSDRAM DATA MASK: LPSDRAM-specific signal; high-true input.	
D-DM[1:0]	Input	When high, D-DM[1:0] controls masking of input data during writes and output data during reads.	2,3
[1.0] וויוט-ט	πραι	D-DM1 corresponds to the data on DQ[15:8].	۷,۵
	ì	D-DM0 corresponds to the data on DQ[7:0].	i



Table 3. Signal Descriptions for x16D / x16D AD-Mux Ballout (Sheet 4 of 4)

Symbol	Туре	Signal Descriptions	Notes						
D-UDQS D-LDQS	Input / Output	LPSDRAM UPPER/LOWER DATA STROBE: DDR LPSDRAM-specific input/output signals. D-UDQS and D-LDQS provide as output the read-data strobes, and as input the write-data strobes. D-UDQS corresponds to the data on DQ[15:8]. D-LDQS corresponds to the data on DQ[7:0].	2						
S-CS1# S-CS2	Input	M CHIP SELECTS: SRAM-specific signals; S-CS1# low-true input, S-CS2 high-true input. n both are asserted, S-CS1# and S-CS2 select the SRAM die. When either is deasserted, the M die is deselected and its power is reduced to standby levels.							
S-UB# S-LB#	Input	AM UPPER/LOWER BYTE ENABLES: SRAM-specific signals; low-true inputs. nen low, S-UB# enables DQ[15:8] and S-LB# enables DQ[7:0] during SRAM Read and Write cles. When high, S-UB# masks DQ[15:8] and S-LB# masks DQ[7:0].							
Power Sign	als		•						
F-VPP	Power	FLASH PROGRAM/ERASE VOLTAGE: Flash specific. F-VPP supplies program or erase power to the flash die.							
F-VCC	Power	FLASH CORE POWER SUPPLY: Flash specific. F-VCC supplies the core power to the flash die.							
VCCQ	Power	I/O POWER SUPPLY: Global device I/O power. VCCQ supplies the device input/output driver voltage.							
D-VCC	Power	LPSDRAM CORE POWER SUPPLY: LPSDRAM specific. D-VCC supplies the core power to the LPSDRAM die.	2						
S-VCC	Power	SRAM POWER SUPPLY: SRAM specific. S-VCC supplies the core power to the SRAM die.	2						
VSS	Ground	DEVICE GROUND: Global ground reference for all signals and power supplies. Connect all VSS balls to system ground. Do not float any VSS connections.							
DU	_	DO NOT USE: This ball should not be connected to any power supplies, signals, or other balls. This ball can be left floating.							
RFU	_	RESERVED for FUTURE USE: Reserved by Intel for future device functionality and enhancement. This ball must be left floating.							

Notes:


- 1. F4-CE# and A27 share the same package ball at location E6. Only one signal function is available, depending on the stacked device combination.
- 2. Only available on stacked device combinations with NAND, SRAM, and/or LPSDRAM die; otherwise, treated as RFU.
- 3. D-DM[1:0] and S-UB#/S-LB# share the same package balls at locations H8 and H9, respectively. Only one signal function for each ball location is available, depending on the stacked device combination.
- 4. S-CS1# and N-RE# share the same package ball at location F6. Only one signal function is available, depending on the stacked device combination.
- S-CS2 and N-WE# share the same package ball at location H2. Only one signal function is available, depending on the stacked device combination.



4.3 Signal Ballouts x16C

4.3.1 x16C (107-Ball) Ballout, Non-Mux


Figure 9. x16C (107-Ball) Electrical Ballout, Non-Mux





4.3.2 x16C AD-Mux (107-Ball) Ballout

Figure 10. x16C AD-Mux (107-Ball) Electrical Ballout





4.4 Signal Descriptions x16C

Table 4. Signal Descriptions for x16C / x16C AD-Mux Ballout (Sheet 1 of 4)

Symbol	Type	Signal Descriptions	Notes
Address an	d Data Si	ignals, Non-Mux	
		ADDRESS: Global device signals.	
		Shared address inputs for all memory die during Read and Write operations.	
		• 4-Gbit: AMAX = A27• 128-Mbit: AMAX = A22	
A [] A A A A . (. (.)	lanat	• 2-Gbit: AMAX = A26• 64-Mbit: AMAX = A21	
A[MAX:0]	Input	• 1-Gbit: AMAX = A25• 32-Mbit: AMAX = A20	
		• 512-Mbit: AMAX = A24• 16-Mbit: AMAX = A19	
		• 256-Mbit: AMAX = A23• 8-Mbit: AMAX = A18	
		Unused address inputs should be treated as RFU.	
	Input /	DATA INPUT/OUTPUTS: Global device signals.	
DQ[15:0]	Output	Inputs data and commands during Write cycles, outputs data during Read cycles. Data signals are High-Z when the device is deselected or its output is disabled.	
		ADDRESS VALID: Flash- and Synchronous PSRAM-specific signal; low-true input.	
ADV#	Input	During synchronous flash Read operations, the address is latched on the rising edge of F-ADV#, or on the first rising edge of F-CLK after F-ADV# goes low for devices that support up to 108 MHz, or on the last rising edge of F-CLK after F-ADV# goes low for devices that support up to 133 MHz.	
		In an asynchronous flash Read operation, the address is latched on the rising edge of ADV# or continuously flows through while ADV# is low.	
Address an	d Data Si	ignals, AD-Mux	
		ADDRESS: Global device signals.	
		Shared address inputs for all memory die during Read and Write operations.	
		• 4-Gbit: AMAX = A27• 128-Mbit: AMAX = A22	
A [N A A V . 4 G]	lanut	• 2-Gbit: AMAX = A26• 64-Mbit: AMAX = A21	
A[MAX:16]	Input	• 1-Gbit: AMAX = A25• 32-Mbit: AMAX = A20	
		• 512-Mbit: AMAX = A24• 16-Mbit: AMAX = A19	
		• 256-Mbit: AMAX = A23• 8-Mbit: AMAX = A18	
		Unused address inputs should be treated as RFU.	
		ADDRESS-DATA MULTIPLEXED INPUTS/ OUTPUTS: Global device signals.	
AD[15:0]	Input /	During AD-Mux Write cycles, AD[15:0] are used to input the lower address followed by commands or data. During AD-Mux Read cycles, AD[15:0] are used to input the lower address followed by read-data output.	
AD[10.0]	Output	During NAND accesses, AD[7:0] is used to input commands, address-data, or write-data, and output read-data.	
		AD[15:0] are High-Z when the device is deselected or its output is disabled.	
		ADDRESS VALID: Flash- and Synchronous PSRAM-specific signal; low-true input.	
ADV#	Input	During synchronous flash Read operations, the address is latched on the rising edge of F-ADV#, or on the first rising edge of F-CLK after F-ADV# goes low for devices that support up to 108 MHz, or on the last rising edge of F-CLK after F-ADV# goes low for devices that support up to 133 MHz.	
		In an asynchronous flash Read operation, the address is latched on the rising edge of ADV#.	



Table 4. Signal Descriptions for x16C / x16C AD-Mux Ballout (Sheet 2 of 4)

Symbol	Type	Signal Descriptions	Notes
		FLASH CHIP ENABLE: Flash-specific signal; low-true input.	
		When low, F-CE# selects the associated flash memory die. When high, F-CE# deselects the associated flash die. Flash die power is reduced to standby levels, and its data and F-WAIT outputs are placed in a High-Z state.	
F[4:1]-CE#	Input	F1-CE# is dedicated to flash die #1.	
. 1		 F[4:2]-CE# are dedicated to flash die #4 through #2, respectively, if present. Otherwise, any unused flash chip enable should be treated as RFU. 	
		 For NOR/NAND stacked device, F1-CE# selects NOR die #1, F2-CE# selects NOR die #2 while F4-CE# selects NAND die #1 and NAND die #2 using virtual chip-select scheme, F3-CE# selects NAND die #3 if present. 	
CLK	Input	CLOCK: Flash- and Synchronous PSRAM-specific input signal. CLK synchronizes the flash and/or synchronous PSRAM with the system clock during synchronous operations.	
		FLASH OUTPUT ENABLE: Flash-specific signal; low-true input.	
E[0.4] OF#	Lancet	When low, F-OE# enables the output drivers of the selected flash die. When high, F-OE# disables the output drivers of the selected flash die and places the output drivers in High-Z.	
F[2:1]-OE#	Input	For NOR only stacked device, F[2:1]-OE# are common to all NOR dies in the device.	2
		For NOR/NAND stacked device, F1-OE# enables all NOR dies, F2-OE# selects all NAND dies if present.	
		RAM OUTPUT ENABLE: PSRAM- and SRAM-specific signal; low-true input.	
R-OE#	Input	When low, R-OE# enables the output drivers of the selected memory die. When high, R-OE# disables the output drivers of the selected memory die and places the output drivers in High-Z.	1
		FLASH RESET: Flash-specific signal; low-true input.	
F-RST#	Input	When low, F-RST# resets internal operations and inhibits writes. When high, F-RST# enables normal operation.	
		WAIT: Flash -and Synchronous PSRAM-specific signal; configurable true-level output.	
		When asserted, WAIT indicates invalid output data. When deasserted, WAIT indicates valid output data.	
WAIT	Output	WAIT is driven whenever the flash or the synchronous PSRAM is selected and its output enable is low.	
		WAIT is High-Z whenever flash or the synchronous PSRAM is deselected, or its output enable is high.	
		FLASH WRITE ENABLE: Flash-specific signal; low-true input.	
F-WE#	Input	When low, F-WE# enables Write operations for the enabled flash die. Address and data are latched on the rising edge of F-WE#.	
		RAM WRITE ENABLE: PSRAM- and SRAM-specific signal; low-true input.	
R-WE#	Input	When low, R-WE# enables Write operations for the selected memory die. Data is latched on the rising edge of R-WE#.	1
		FLASH WRITE PROTECT: Flash-specific signals; low-true inputs.	
		When low, F-WP# enables the Lock-Down mechanism. When high, F-WP# overrides the Lock-Down function, enabling locked-down blocks to be unlocked with the Unlock command.	
F-WP[2:1]#	Input	F-WP1# is dedicated to flash die #1.	
		 F-WP2# is common to all other flash dies, if present. Otherwise it is RFU. For NOR/NAND stacked device, F-WP1# selects all NOR dies, while F-WP2# selects all NAND dies. 	
		FLASH DEEP POWER-DOWN: Flash-specific signal; configurable-true input.	
E DD2			
F-DPD	Input	When enabled in the ECR, F-DPD is used to enter and exit Deep Power-Down mode.	



Table 4. Signal Descriptions for x16C / x16C AD-Mux Ballout (Sheet 3 of 4)

Symbol	Type	Signal Descriptions	Notes			
N-ALE	Innut	NAND ADDRESS LATCH ENABLE: NAND-specific signal; high-true input.	1			
N-ALE	Input	When high, N-ALE enables addresses to be latched on the rising edge of N-WE#.	'			
N-RE#	Input	NAND READ ENABLE: NAND-specific signal; low-true input. When low, N-RE# enables the output drivers of the selected NAND die. When high, N-RE# disables the output drivers of the selected NAND die and places the output drivers in High-Z.	1,2			
N-RY/BY#	Output	NAND READY/BUSY: NAND-specific signal; low-true output. When low, N-RY/BY# indicates the NAND is busy performing a Read, Program, or Erase operation. When high, N-RY/BY# indicates the NAND device is ready.	1			
N-WE#	Input	NAND WRITE ENABLE: NAND-specific signal; low-true input. When low, N-WE# enables Write operations for the enabled NAND die.	1,4			
P-CRE	Input	PSRAM CONTROL REGISTER ENABLE: Synchronous PSRAM-specific signal; high-true input. When high, P-CRE enables access to the Refresh Control Register (P-RCR) or Bus Control Register (P-BCR). When low, P-CRE enables normal Read or Write operations.	1,3			
P-MODE#	PSRAM MODE#: Asynchronous only PSRAM-specific signal; low-true input. When low, P-MODE# enables access to the configuration register, and to enter or exit Low-Power mode. When high, P-MODE# enables normal Read or Write operations.					
PSRAM CHIP SELECT: PSRAM-specific signal; low-true input. When low, P-CS# selects the associated PSRAM memory die. When high, P-CS# deselects the associated PSRAM die. PSRAM die power is reduced to standby levels, and its data and WAIT outputs are placed in a High-Z state. • P1-CS# is dedicated to PSRAM die #1. • P2-CS# IS dedicated to PSRAM die #2. Otherwise, any unused PSRAM chip select should treated as RFU.						
S-CS1# S-CS2	Input	SRAM CHIP SELECTS: SRAM-specific signals; S-CS1# low-true input, S-CS2 high-true input. When both S-CS1# and S-CS2 are asserted, the SRAM die is selected. When either S-CS1# or S-CS2 is deasserted, the SRAM die is deselected.	1,4			
R-UB# R-LB#	Input	RAM UPPER/LOWER BYTE ENABLES: PSRAM- and SRAM-specific signals; low-true inputs. When low, R-UB# enables DQ[15:8] and R-LB# enables DQ[7:0] during PSRAM or SRAM Read and Write cycles. When high, R-UB# masks DQ[15:8] and R-LB# masks DQ[7:0].	1			
Power Sign	als					
F-VPP	Power	FLASH PROGRAM/ERASE VOLTAGE: Flash specific. F-VPP supplies program or erase power to the flash die.				
F[2:1]-VCC	Power	FLASH CORE POWER SUPPLY: Flash specific. F[2:1]-VCC supplies the core power to the flash die. For NOR/NAND stacked device, F1-VCC is dedicated for all NOR dies, F2-VCC is dedicated for all NAND dies.				
VCCQ	Power	I/O POWER SUPPLY: Global device I/O power. VCCQ supplies the device input/output driver voltage.				
P-VCC	Power	PSRAM CORE POWER SUPPLY: PSRAM specific. P-VCC supplies the core power to the PSRAM die.	1			
S-VCC	Power	SRAM POWER SUPPLY: SRAM specific. S-VCC supplies the core power to the SRAM die.	1			



Table 4. Signal Descriptions for x16C / x16C AD-Mux Ballout (Sheet 4 of 4)

Symbol	Туре	Signal Descriptions				
VSS	Ground	DEVICE GROUND: Global ground reference for all signals and power supplies. Connect all VSS balls to system ground. Do not float any VSS connections.				
DU	_	DO NOT USE: This ball should not be connected to any power supplies, signals, or other balls. This ball can be left floating.				
RFU	_	RESERVED for FUTURE USE: Reserved by Intel for future device functionality and enhancement. This ball must be left floating.				

Notes:

- 1. Only available on stacked device combinations with NAND, SRAM, and/or LPSDRAM die. Otherwise treated as RFU.
- 2. F2-OE# and N-RE# share the same package ball at location H9. Only one signal function is available, depending on the stacked device combination.
- 3. P-CRE and P-MODE# share the same package ball at location K9. Only one signal function is available, depending on the stacked device combination.
- 4. S-CS1# and N-WE# share the same package ball at location J2. Only one signal function is available, depending on the stacked device combination.



Maximum Ratings and Operating Conditions 5.0

5.1 **Absolute Maximum Ratings**

Warning:

Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only.

NOTICE: This document contains information available at the time of its release. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

Table 5. **Absolute Maximum Ratings**

Parameter	Min	Max	Unit	Conditions	Notes
Temperature under Bias Expanded	-30	+85	°C	_	_
Storage Temperature	-65	+125	°C	_	_
F-VCC Voltage	-2.0	V _{CCQ} (max) + 2.0	V	_	1,2
VCCQ	-2.0	V _{CCQ} (max) + 2.0	V	_	1,3
Voltage on any input/output signal (except VCC, VCCQ, and VPP)	-2.0	V _{CCQ} (max) + 2.0	V	_	1,3
F-VPP Voltage	-2.0	+11.5	V	_	1,3
I _{SH} Output Short Circuit Current	_	100	mA	_	4
V _{PPH} Time	_	80	Hours		5
Block Program/Erase Cycles: Main and EFA Blocks	100,000	_	Cycles	$F-VPP = V_{CC} \text{ or } F-VPP$ $= V_{PPH}$	5

Notes:

- Voltage is referenced to V_{SS} . During signal transitions, minimum DC voltage may undershoot to $-2.0\,\mathrm{V}$ for periods < 20 ns; maximum DC voltage may 2. overshoot to V_{CC} (max) + 2.0 V for periods < 20 ns.
- During signal transitions, minimum DC voltage may undershoot to -1.0 V for periods < 20 ns; maximum DC voltage may 3. overshoot to V_{CCQ} (max) + 1.0 V for periods < 20 ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- Operation beyond this limit may degrade performance.



5.2 Operating Conditions

Warning: Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond

the "Operating Conditions" may affect device reliability.

Table 6.Operating Conditions

Symbol	Description	Min	Max	Unit	Conditions
T _C	Operating Temperature (Case Temperature)	-30	+85	°C	_
V _{CC}	VCC Supply Voltage	+1.7	+2.0	V	_
V _{CCQ}	I/O Supply Voltage	+1.7	+2.0	V	_
V _{PPL}	Programming Voltage (Logic Level)	+0.9	+2.0	V	_
V _{PPH}	Factory Programming Voltage (High Level)	+8.5	+9.5	V	_



6.0 Electrical Characteristics

6.1 DC Current Specifications

Table 7. DC Current Specifications (Sheet 1 of 2)

Sum	Parameter		Density	1.7 V -	- 2.0 V	Unit	Test Conditions	Notes	
Sym	Parameter	Parameter		Тур	Max	Unit	rest Conditions	Notes	
ILI	Input Load Current		_	±1	μA	$V_{CC} = V_{CC} \text{ Max}$ $V_{CCQ} = V_{CCQ} \text{ Max}$ $V_{IN} = V_{CCQ} \text{ or } V_{SS}$	1		
I _{LO}	Output Leakage Current			_	±1	μA	$V_{CC} = V_{CC} Max$ $V_{CCQ} = V_{CCQ} Max$ $V_{IN} = V_{CCQ} \text{ or } V_{SS}$	'	
I _{ccs}	V _{CC} Standby	256-Mb 512-Mb	35 50	95 120	μА	$\begin{aligned} &V_{CC} = V_{CC} \text{Max} \\ &V_{CCQ} = V_{CCQ} \text{Max} \\ &CE\# = V_{CCQ} \\ &RST\# = V_{CCQ} \text{ or GND} \\ &(\text{for } I_{CCS}) \\ &WP\# = V_{IH} \end{aligned}$	1,2		
I _{CCAPS}	APS		256-Mb 512-Mb	35 50	95 120	μА	$\begin{aligned} &V_{CC} = V_{CC} \text{ Max} \\ &V_{CCQ} = V_{CCQ} \text{ Max} \\ &CE\# = V_{SSQ} \\ &RST\# = V_{CCQ} \\ &All \text{ inputs are at rail to rail} \\ &(V_{CCQ} \text{ or } V_{SSQ}). \end{aligned}$	_	
I _{DPD}	DPD		256 Mbit 512 Mbit	2	30	μΑ	$\begin{array}{l} V_{CC} = V_{CC} \; \text{Max} \\ V_{CCQ} = V_{CCQ} \; \text{Max} \\ CE\# = V_{CCQ} \; \text{RST\#} = V_{CCQ} \\ ECR[15] = V_{CCQ} \\ DPD = V_{CCQ} \; \text{or} \; V_{SSQ} \\ \text{All inputs are at rail to rail} \\ (V_{CCQ} \; \text{or} \; V_{SSQ}). \end{array}$	8	
I _{CCR}	Average V _{CC} Read: Asynchronous Single Word Read f = 5 MHz, (1 CLK)	_	256 Mbit 512 Mbit	25	30	mA	$V_{CC} = V_{CC}MAX$ $CE\# = V_{IL}$ $OE\# = V_{IH}$ Inputs: V_{IL} or V_{IH}	1,3, 4,5	
I _{CCR}	Average V _{CC} Read: Page Mode Read f = 13 MHz, (17 CLK)	16 Word	256 Mbit 512 Mbit	11	15	mA	$V_{CC} = V_{CC}MAX$ $CE\# = V_{IL}$ $OE\# = V_{IH}$ Inputs: V_{IL} or V_{IH}	1,3, 4,5	
		Burst = 8 Word	256 Mbit 512 Mbit	22	32	mA	$V_{CC} = V_{CC}MAX$		
I _{CCR}	Average V _{CC} Read: Synchronous Burst Read f = 66 MHz, LC = 7	Burst = 16 Word	256 Mbit 512 Mbit	19	26	mA	CE# = V _{IL} OE# = V _{IH}	1,3, 4,5	
		Continuous	256 Mbit 512 Mbit	25	34	mA	Inputs: V _{IL} or V _{IH}		



Table 7. DC Current Specifications (Sheet 2 of 2)

Sym	Parameter		Density	1.7 V	1.7 V – 2.0 V		Test Conditions	Notes
- Cym			Density	Тур	Max	Unit	rest conditions	Notes
		Burst = 8 Word	256 Mbit 512 Mbit	26	36	mA	$V_{CC} = V_{CC}MAX$	
I _{CCR}	Average V _{CC} Read: Synchronous Burst Read f = 108 MHz, LC = 10	Burst = 16 Word	256 Mbit 512 Mbit	23	30	mA	CE# = V _{IL} OE# = V _{IH}	1,3, 4,5
		Continuous	256 Mbit 512 Mbit	30	42	mA	Inputs: V _{IL} or V _{IH}	
		Burst = 8 Word	256 Mbit 512 Mbit	26	35	mA	V _{CC} = V _{CC} MAX	
I _{CCR}	Average V _{CC} Read: Synchronous Burst Read f = 133 MHz, LC = 13	Burst = 16 Word	256 Mbit 512 Mbit	24	33	mA	$CE\# = V_{IL}$ $OE\# = V_{IH}$ Inputs: V_{IL} or V_{IH}	1,3, 4,5
		Continuous	256 Mbit 512 Mbit	33	46	mA		
I _{CCW,} I _{CCE} I _{CCBC}	V _{CC} Program V _{CC} Erase V _{CC} Blank Check			35	50	mA	V _{PP} = V _{PPL} or V _{PP} = V _{PPH} , program/erase in progress	1,3,4, 5,7
I _{CCWS} ,	V _{CC} Program Suspend		256-Mb	35	95	μA	CE# = V _{CCQ} ; suspend in progress	1,3,6
ICCES	V _{CC} Erase Suspend		512-Mb	50	120		progress	
I _{PPS,} I _{PPWS,} I _{PPES}	V _{PP} Standby V _{PP} Program Suspend V _{PP} Erase Suspend			0.2	5	μA	V _{PP} = V _{PPL;} suspend in progress	3
I _{PPR}	V _{PP} Read			2	15	μΑ	$V_{PP} \le V_{CC}$	3
I _{PPW}	V _{PP} Program			0.05	0.1	mA	V _{PP} = V _{PPL} = V _{PPH,} program in progress	3
I _{PPE}	V _{PP} Erase		0.05	0.1	mA	V _{PP} = V _{PPL} = V _{PPH,} erase in progress	3	
I _{PPBC}	V _{PP} Blank Check			0.05	0.1	mA	V _{PP} = V _{PPL} = V _{PPH} , blank check in progress	3

NOTES:

- All currents are RMS unless noted. Typical values at typical V_{CC} , T_{C} = +25°C. I_{CCS} is the average current measured over any 5 ms time interval 5 μ s after CE# is deasserted. 1. 2.
- 3. 4. 5.
- Sampled, not 100% tested. V_{CC} read + program current is the sum of V_{CC} read and V_{CC} program currents.

- V_{CC} read + erase current is the sum of V_{CC} read and V_{CC} erase currents. I_{CCES} is specified with the device deselected. If device is read while in erase suspend, current is I_{CCES} plus I_{CCR} I_{CCW} , I_{CCE} measured over typical or max times specified in Section 7.4, "Program and Erase Characteristics" on 6. 7.
- 8. I_{DPD} is the current measured 40 μs after entering DPD state by asserting DPD.



DC Voltage Specifications 6.2

Table 8. **DC Voltage Specifications**

Sym	Parameter	V _{CCQ}	1.7 V -	- 2.0 V	Unit	Test Condition	Notes
- Cym	T drameter		Min	Max	Onne	rest condition	Notes
V _{IL}	Input Low Voltage		0	0.4		_	1
V _{IH}	Input High Voltage		V _{CCQ} -0.4	V _{CCQ}		_	_
V _{OL}	Output Low Voltage		_	0.1		$V_{CC} = V_{CC}MIN$ $V_{CCQ} = V_{CCQ}MIN$ $I_{OL} = 100 \mu A$	_
V _{OH}	Output High Voltage		V _{CCQ} -0.1	_	V	$V_{CC} = V_{CC}MIN$ $V_{CCQ} = V_{CCQ}MIN$ $I_{OH} = -100 \mu A$	_
V _{PPLK}	V _{PP} Lock-Out Voltage		_	0.4		_	2
V_{LKO}	V _{CC} Lock Voltage		1.0				_
V_{LKOQ}	V _{CCQ} Lock Voltage		0.9	_		_	_

Notes:

- During signal transitions, voltage can undershoot to $-1.0~\mathrm{V}$ and overshoot to maximum $\mathrm{V}_{\mathrm{CCQ}}$ +1.0 V 1. for durations of <2 ns.
- $V_{PP} \le V_{PPLK}$ inhibits erase and program operations. Do not use V_{PPL} and V_{PPH} outside their valid 2.

6.3 **Capacitance**

Table 9. **Capacitance**

Symbol	Parameter	Min	Тур	Max	Unit	Condition	Note
C _{IN}	Input Capacitance (Address, CLK, CE#, OE#, ADV#, WE#, WP#, DPD and RST#)	2	4	6	pF	V _{IN} = 0.0 - 2.0 V	1,2
C _{OUT}	Output Capacitance (Data and WAIT)	2	5	6		V _{OUT} = 0.0 - 2.0 V	


NOTES:

- T_C = +25°C, f = 1 MHz. Sampled, not 100% tested.



7.0 NOR Flash AC Characteristics

Timing symbols used in the timing diagrams within this document conform to the following convention:



Signal	Code	State	Code	
Address	Α	High	Н	
Data - Read	Q	Low	L	
Data - Write	D	High-Z	Z	
Chip Enable (CE#)	#) E Low-Z		Х	
Output Enable (OE#)	G	Valid	V	
Write Enable (WE#)	W	Invalid	1	
Address Valid (ADV#)	V			
Reset (RST#)	Р			
Clock (CLK)	С			
WAIT	Т			


Note:

Exceptions to this convention include tACC and tAPA. tACC is a generic timing symbol that refers to the aggregate initial-access delay as determined by tAVQV, tELQV, and tGLQV (whichever is satisfied last) of the flash device. tAPA is specified in the flash device's data sheet, and is the address-to-data delay for subsequent page-mode reads.



7.1 AC Test Conditions

Figure 11. AC Input/Output Reference Waveform




Note: AC test inputs are driven at V_{CCQ} for Logic '1' and 0.0 V for Logic '0'. Input/output timing begins/ends at $V_{CCQ}/2$.

Table 10. AC Input Requirements

Symbol	Parameter	Frequency	Min	Max	Unit	Condition	
t _{RISE/}	Inputs rise/fall time (Address, CLK, CE#, OE#, ADV#, WE#, WP#)	133MHz, 108MHz	0.3	1.2	ns	V_{IL} to V_{IH} or V_{IH} to V_{IL}	
		@66MHz	0	3			
t _{ASKW}	Address-Address skew		0	3		At V _{CCQ} /2	

Figure 12. Transient Equivalent Testing Load Circuit



NOTES:


- See the following table for component values.
- 2. Test configuration component value for worst case speed conditions.
- 3. C_L includes jig capacitance.

Table 11. Test configuration component value for worst case speed conditions

Test Configuration	C _L (pF)		
1.7 V Standard Test	30		
2.0 V Standard Test	30		



Figure 13. Clock Input AC Waveform



7.2 Read Specifications

The M18 device includes read specifications for the following speeds and voltage levels:

• 512-Mbit device: 108 MHz, $V_{CCO} = 1.7 \text{ V}$ to 2.0 V

• 256-Mbit device: 133 MHz, $V_{CCO} = 1.7 \text{ V}$ to 2.0 V

Devices which support frequencies up to 133 MHz must meet additional timing specifications for synchronous reads (for address latching with CLK) as listed in Table 13.

Table 12. AC Read, 512 Mbit, 108 MHz, V_{CCQ} = 1.7 V to 2.0 V (Sheet 1 of 2)

Nbr. Symbol	Complete	Parameter ¹	-96		Unite	Notes			
	Symbol		Min	Max	Units	Notes			
Asynchro	Asynchronous Specifications								
R1	t _{AVAV}	Read cycle time	96	_	ns	_			
R2	t _{AVQV}	Address to output valid	_	96	ns	_			
R3	t _{ELQV}	CE# low to output valid	_	96	ns	_			
R4	t _{GLQV}	OE# low to output valid	_	20	ns	2			
R5	t _{PHQV}	RST# high to output valid	_	150	ns	_			
R6	t _{ELQX}	CE# low to output in low-Z	0	_	ns	3			
R7	t _{GLQX}	OE# low to output in low-Z	0	_	ns	2,3			
R8	t _{EHQZ}	CE# high to output in high-Z	_	9	ns				
R9	t _{GHQZ}	OE# high to output in high-Z	_	9	ns	3			
R10	t _{OH}	Output hold from first occurring address, CE#, or OE# change	0	_	ns				
R11	t _{EHEL}	CE# pulse width high	9	_	ns	_			
R12	t _{ELTV}	CE# low to WAIT valid	_	11	ns	_			
R13	t _{EHTZ}	CE# high to WAIT high Z	_	9	ns	3			
R14	t _{GHTV}	OE# high to WAIT valid (AD-Mux only)	_	7	ns	_			



AC Read, 512 Mbit, 108 MHz, $V_{CCQ} = 1.7 \text{ V}$ to 2.0 V (Sheet 2 of 2) Table 12.

Nbr.	Symbol	Parameter ¹		96	Units	Notes
NDr.	Symbol	Parameter	Min	Max	Units	Notes
R15	t _{GLTV}	OE# low to WAIT valid	_	7	ns	_
R16	t _{GLTX}	OE# low to WAIT in low-Z	0	_	ns	3
R17	t _{GHTZ}	OE# low to WAIT in high-Z (non-mux only)	0	9	ns	3
Latching	Specificatio	•		•		
R101	t _{AVVH}	Address setup to ADV# high	5	_	ns	
R102	t _{ELVH}	CE# low to ADV# high	9	_	ns	
R103	t _{VLQV}	ADV# low to output valid		96	ns	_
R104	t _{VLVH}	ADV# pulse width low	7	_	ns	
R105	t _{VHVL}	ADV# pulse width high	7	_	ns	
R106	t _{VHAX}	Address hold from ADV# high	5	_	ns	4
R107	t _{VHGL}	ADV# high to OE# low (AD-Mux only)	7	_	ns	
R108	t _{APA}	Page address access (non-mux only)	1 —	15	ns	_
R111	t _{PHVH}	RST# high to ADV# high	30	_	ns	
Clock Sp	ecifications		•	•		
R200	f _{CLK}	CLK frequency	_	108	MHz	
R201	t _{CLK}	CLK period	9.26	_	ns	
R202	t _{CH/CL}	CLK high/low time	3.5	_	ns	_
R203	t _{FCLK/} RCLK	CLK fall/rise time	0.3	1.2	ns	
Synchron	nous Specifi	cations	•	•		
	1	T		1	1	
R301	t _{AVCH}	Address setup to CLK high	5	_	ns	
R301 R302	t _{AVCH}	Address setup to CLK high ADV# low setup to CLK high	5 5	_	ns ns	
		, ,			_	_
R302	t _{VLCH}	ADV# low setup to CLK high	5		ns	_
R302 R303	t _{VLCH}	ADV# low setup to CLK high CE# low setup to CLK high	5	_	ns ns	_
R302 R303 R304	t _{VLCH} t _{ELCH} t _{CHQV}	ADV# low setup to CLK high CE# low setup to CLK high CLK to output valid	5 5 —	_	ns ns	_ _ 4
R302 R303 R304 R305	t _{VLCH} t _{ELCH} t _{CHQV}	ADV# low setup to CLK high CE# low setup to CLK high CLK to output valid Output hold from CLK high	5 5 — 2	_	ns ns ns	4
R302 R303 R304 R305 R306	t _{VLCH} t _{ELCH} t _{CHQV} t _{CHQX}	ADV# low setup to CLK high CE# low setup to CLK high CLK to output valid Output hold from CLK high Address hold from CLK high	5 5 — 2		ns ns ns ns	_ _ 4

- See Figure 11, "AC Input/Output Reference Waveform" on page 35 for timing measurements and maximum allowable input slew rate.
- OE# may be delayed by up to t_{ELQV} t_{GLQV} after CE#'s falling edge without impact to t_{ELQV} . Sampled, not 100% tested. 2.
- 3.
- Address hold in synchronous burst mode is t_{CHAX} or t_{VHAX} , whichever timing specification is satisfied first.



Table 13. AC Read, 256 Mbit, 133 MHz, V_{CCQ} = 1.7 V to 2.0 V (Sheet 1 of 2)

Nbr.	Complete	Paracrata 1	_	96	Hw2t-	NI=4:
Nbr.	Symbol	Parameter ¹	Min	Max	Units	Notes
Asynchro	nous Speci	fications		1	<u> </u>	!
R1	t _{AVAV}	Read cycle time	96	_	ns	_
R2	t _{AVQV}	Address to output valid	_	96	ns	_
R3	t _{ELQV}	CE# low to output valid	_	96	ns	_
R4	t _{GLQV}	OE# low to output valid	_	7	ns	2
R5	t _{PHQV}	RST# high to output valid	_	150	ns	_
R6	t _{ELQX}	CE# low to output in low-Z	0	_	ns	3
R7	t _{GLQX}	OE# low to output in low-Z	0	_	ns	2,3
R8	t _{EHQZ}	CE# high to output in high-Z	<u> </u>	7	ns	
R9	t _{GHQZ}	OE# high to output in high-Z	_	7	ns	3
R10	t _{OH}	Output hold from first occurring address, CE#, or OE# change	0	_	ns	
R11	t _{EHEL}	CE# pulse width high	7	_	ns	_
R12	t _{ELTV}	CE# low to WAIT valid	_	8	ns	_
R13	t _{EHTZ}	CE# high to WAIT high Z	—	7	ns	3
R14	t _{GHTV}	OE# high to WAIT valid (AD-Mux only)	—	5.5	ns	_
R15	t _{GLTV}	OE# low to WAIT valid	—	5.5	ns	_
R16	t _{GLTX}	OE# low to WAIT in low-Z	0	_	ns	3
R17	t _{GHTZ}	OE# high to WAIT in high-Z (non-mux only)	0	7	ns	3
Latching	Specificatio	ns	•	•	l	ı
R101	t _{AVVH}	Address setup to ADV# high	5	_	ns	
R102	t _{ELVH}	CE# low to ADV# high	7	_	ns	
R103	t _{VLQV}	ADV# low to output valid		96	ns	
R104	t _{VLVH}	ADV# pulse width low	7	_	ns	
R105	t _{VHVL}	ADV# pulse width high	7	_	ns	<u> </u>
R106	t _{VHAX}	Address hold from ADV# high	5	_	ns	
R107	t _{VHGL}	ADV# high to OE# low (AD-Mux only)	2	_	ns	
R108	t _{APA}	Page address access (non-mux only)	—	15	ns	
R111	t _{PHVH}	RST# high to ADV# high	30	_	ns	
Clock Spe	ecifications	1	_1		I	ı
R200	f _{CLK}	CLK frequency	 -	133	MHz	
	t _{CLK}	CLK period	7.5	_	ns	
R201		CLK high/low time	3.2	_	ns	1 —
R201 R202	t _{CH/CL}	CLK high/low time	0.2			



AC Read, 256 Mbit, 133 MHz, V_{CCQ} = 1.7 V to 2.0 V (Sheet 2 of 2) Table 13.

Nbr.	Symbol	Parameter ¹		96	Units	Notes
NDI.	Symbol	i arameter		Max	Units	Notes
R301	t _{AVCH}	Address setup to CLK high	2	_	ns	
R302	t _{VLCH}	ADV# low setup to CLK high	2	_	ns	
R303	t _{ELCH}	CE# low setup to CLK high	2.5	_	ns	
R304	t _{CHQV}	CLK to output valid	_	5.5	ns	
R305	t _{CHQX}	Output hold from CLK high	2	_	ns	
R306	t _{CHAX}	Address hold from CLK high	2	_	ns	
R307	t _{CHTV}	CLK high to WAIT valid	_	5.5	ns	
R311	t _{CHVL}	CLK high to ADV# Setup	0	_	ns	
R312	t _{CHTX}	WAIT hold from CLK high	2	_	ns	
R313	t _{CHVH}	ADV# hold from CLK high	2	_	ns	
R314	t _{CHGL}	CLK to OE# low (AD-Mux only)	2	_	ns	
R315	t _{ACC}	Read access time from address latching clock	96	_	ns	
R316	t _{VLVH}	ADV# pulse width low for sync reads 1 2		clks		
R317	t _{VHCH}	ADV# high to CLK high	2	_	ns	

See Figure 11, "AC Input/Output Reference Waveform" on page 35 for timing measurements and maximum allowable input slew rate. OE# may be delayed by up to $t_{\text{ELQV}} - t_{\text{GLQV}}$ after CE#'s falling edge without impact to t_{ELQV} . Sampled, not 100% tested.


^{2.}

^{3.}




7.2.1 Timings: Non Mux Device, Asynchronous Read

Figure 14. Asynchronous Single-Word Read with ADV# Latch



Note: WAIT polarity in figure is low-true (RCR10 = 0, default). WAIT deasserted during asynchronous reads.

Figure 15. Asynchronous Page-Mode Read Timing




Note: WAIT polarity in figure is low-true (RCR10 = 0, default). WAIT deasserted during asynchronous reads.



7.2.2 Timings: Non Mux Device, Synchronous Read 108 MHz, 512 Mb


Figure 16. Synchronous Single-Word Array or Non-array Read 108 MHz, 512 Mbit



NOTES:

- 1. WAIT polarity in figure is low-true (RCR10 = 0, default)
- 2. This figure illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by OE# and CE# deassertion after the first word in the burst.
- 3. Address latched on rising CLK edge after ADV# low.

Figure 17. Continuous Burst Read, showing an Output Delay at EOWL 108 MHz, 512 Mbit



Notes:

- 1. At the End of Word Line (EOWL); the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 16-word boundary aligned.
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default)
- 3. Address latched on rising CLK edge after ADV# low.






Figure 18. Synchronous Burst-Mode Unaligned Eight-Word Burst Read 108 MHz, 512 Mbit

- 1. WAIT polarity in figure is low-true (RCR10 = 0, default).
- 2. 8-word and 16-word burst are always wrap-only.
- 3. Address latched on rising CLK edge after ADV# low.

7.2.3 Timings: Non Mux Device, Synchronous Read 133 MHz, 256 Mb




Figure 19. Synchronous Array or Non-array Read 133 MHz, 256 Mb

- 1. Address is latched on first CLK edge after ADV# assertion, associated setup and hold timings shown.
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).




Addr Latched CLK0 R302 -R317--CLK1 CLK [C] R306 R301 Address [A] R303 CE#[E] ₩ R311 R313 ADV# [V] OE#[G] → R15 ► -R307→ WAIT [T] -R304**→** 4R305≯ -R315 **K**−R304 Data [D/Q]

Figure 20. Synchronous Array or Non-array Read with ADV# Maximum Low Pulse Width 133 MHz, 256 Mb

- Address is latched on the second rising CLK edge after ADV# assertion, associated setup and hold timing shown.
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).

Figure 21. Continuous Burst Read, showing Output Delay at EOWL 133 MHz, 256 Mb



Notes:

- 1. At the End of Word Line (EOWL); the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 16-word boundary aligned.
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).
- Address is latched on the first rising CLK edge after ADV# assertion, associated setup and hold timing shown



Addr Latched CLK0 -CLK1 -CLKn CLK [C] R306 Address [A] CE#[E] -R316-**4**R311 R313 ADV# [V] 35 OE#[G] **←→** R15 -R13→ → R307 🖛 WAIT [T] R304 R305 -R315--R8-Data [D/Q] Q2 Q3 Q4 Q5 Q6 Q7 Q0 Q1


Figure 22. Synchronous Burst-Mode Unaligned Eight-Word Burst Read 133 MHz, 256 Mb

- WAIT polarity in figure is low-true (RCR10 = 0, default). 8-word and 16-word burst reads are always wrapped. 1.
- 2.
- 3. Address is latched on the second rising CLK edge after ADV# assertion, associated setup and hold timing shown.



7.2.4 Timings: AD-Mux Device, Asynchronous Read


Figure 23. Asynchronous Word Read



Note: WAIT polarity in figure is low-true (RCR10 = 0, default). WAIT is deasserted during asynchronous reads.

7.2.5 Timings: AD-Mux Device, Synchronous Read 108 MHz, 512 Mb

Figure 24. Synchronous Single-Word Array or Non-array Read 108 MHz, 512 Mbit



- 1. WAIT polarity in figure is low-true (RCR10 = 0, default)..
- 2. This figure illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by OE# and CE# deassertion after the first word in the burst.
- 3. Address latched on first CLK edge after ADV# low.







Figure 25. Continuous Burst Read, showing an Output Delay at EOWL 108 MHz, 512 Mbit

Notes:

- At the End of Word Line (EOWL); the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 16-word boundary aligned.
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).
- Address latched on first CLK edge after ADV# low.

Figure 26. Synchronous Burst-Mode Unaligned 16-Word Burst Read 108 MHz, 512 Mbit



Notes:

- 1. WAIT polarity in figure is low-true (RCR10 = 0, default).
- Address latched on first CLK edge after ADV# low.



7.2.6 Timings: AD-Mux Device, Synchronous Read 133 MHz, 256 Mb


Addr Latched CLK0 **4**−R302 -CLKn CLK [C] **←**R301− A[max:16] [A] **4**R304**≯ →** R305 A/DQ[15:0] -R303-CE#[E] R311 **4**-R313**→** ► R317 ADV# [V] 35 OE#[G] **4**-R12-▶ ► R15 🔻 → R307 **<** WAIT [T]

Figure 27. Synchronous Array or Non-array Read 133 MHz, 256 Mb

NOTES:

- Address is latched on the first rising CLK edge after ADV# assertion, associated setup and hold timing shown.
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).

Figure 28. Synchronous Unaligned Eight-Word Burst Read with ADV# Maximum Low Pulse Width 133 MHz, 256 Mb



- Address is latched on the second rising CLK edge after ADV# assertion, associated setup and hold timing shown
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).
- 3. 8-word and 16-word burst reads are always wrapped.






Figure 29. Continuous Burst Read, showing an Output Delay at EOWL 133 MHz, 256 Mb

Notes:

- At the End of Word Line (EOWL); the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 16-word boundary aligned
- 2. WAIT polarity in figure is low-true (RCR10 = 0, default).
- Address is latched on the first rising CLK edge after ADV# assertion, associated setup and hold timing shown.



7.3 **Write Specifications**

Table 14. **AC Write Specifications**

Nbr.	Symbol	Parameter (1, 2)	Min	Max	Units	Notes
W1	t _{PHWL}	RST# high recovery to WE# low	150	_	ns	1,2,3
W2	t _{ELWL}	CE# setup to WE# low	0	_	ns	1,2
W3	t _{WLWH}	WE# write pulse width low	40	_	ns	1,2,4
W4	t _{DVWH}	Data setup to WE# high	40	_	ns	
W5	t _{AVWH}	Address setup to WE# high	40	_	ns	
W6	t _{WHEH}	CE# hold from WE# high	0	_	ns	1,2
W7	t _{WHDX}	Data hold from WE# high	0	_	ns	
W8	t _{WHAX}	Address hold from WE# high (non-mux only)	0	_	ns	
W9	t _{whwL}	WE# pulse width high	20	_	ns	1,2,5
W10	t _{VPWH}	VPP setup to WE# high	200	_	ns	
W11	t _{QVVL}	VPP hold from Status read	0	_	ns	1007
W12	t _{QVBL}	WP# hold from Status read	0	_	ns	1,2,3,7
W13	t _{BHWH}	WP# setup to WE# high	200	_	ns	
W14	t _{whgl}	WE# high to OE# low	0	_	ns	1,2,8
W15	t _{vLWH}	ADV# low to WE# high (AD-Mux only)	55	_	ns	1,2
W16	t _{whqv}	WE# high to read valid	t _{AVQV} +30	_	ns	1,2,3,9
Write to	Synchronou	s Read Specifications				
W19	t _{whch}	WE# high to Clock high	15	_	ns	1,2,3,6
Bus Wri	te with Active	e Clock Specifications	•	•	•	
W21	t _{VHWL}	ADV# high to WE# low	_	27	ns	1 2 10 11
W22	t _{CHWL}	Clock high to WE# low	_	27	ns	1,2,10,11

- Write timing characteristics during erase suspend are the same as write-only operations. 1
- 2. A write operation can be terminated with either CE# or WE#.
- Sampled, not 100% tested. 3.
- Write pulse width low (t_{WLWH} or t_{ELEH}) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high (whichever occurs first). Hence, $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. Write pulse width high (t_{WHWL} or t_{EHEL}) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low (whichever occurs last). Hence, $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$). t_{WHCH} must be met when transitioning from a write cycle to a synchronous burst read. In addition there must be a 4.
- 5
- 6. CE# toggle after WE# goes high.
- 7. VPP and WP# should be at a valid level until erase or program success is determined.
- When doing a Read Status operation following any command that alters the Status Register data, W14 is 20ns. 8
- 9. Add 10ns if the write operations results in a RCR or block lock status change, for the subsequent read operation to reflect this change.
- 10. This specification is applicable only if the part is configured in synchronous mode and an active clock is running. Either t_{VHWL} or t_{CHWL} must be met depending on the whether the address is latched on ADV# or CLK.
- These specifications are not applicable to 133 MHz devices. 11.



7.3.1 Timings: Non Mux Device, Asynchronous Write

Figure 30. Write to Write






Figure 31. Asynchronous Read to Write



Note: WAIT polarity in figure is low-true (RCR10 = 0, default). WAIT deasserted during asynchronous reads and High-Z during writes.










7.3.2 Timings: Non Mux Device, Synchronous Write 108 MHz, 512 Mb

Figure 33. Synchronous Read to Write 108 MHz, 512 Mbit



Notes:

- 1. WAIT polarity in figure is low-true (RCR10 = 0, default). WAIT is high-Z during write operations.
- 2. Clock is ignored during write operation.







Figure 34. Write to Synchronous Read 108 MHz, 512 Mbit




7.3.3 Timings: Non Mux Device, Synchronous Write 133 MHz, 256 Mb

Figure 35. Synchronous Read to Write 133 MHz, 256 Mb



NOTE: WAIT polarity in figure is low-true (RCR10 = 0, default).


Figure 36. Write to Synchronous Read 133 MHz, 256 Mb





7.3.4 Timings: AD-Mux Device, Asynchronous Write

Figure 37. Write to Write



Note: WAIT polarity in figure is low-true (RCR10 = 0, default).

Figure 38. Asynchronous Read to Write








Figure 39. Write to Asynchronous Read



7.3.5 Timings: AD-Mux Device, Synchronous Write 108 MHz, 512 Mb

Figure 40. Synchronous Read to Write 108 MHz, 512 Mbit








Figure 41. Write to Synchronous Read 108 MHz, 512 Mbit

7.3.6 Timings: AD-Mux Device, Synchronous Write 133 MHz, 256 Mb




Figure 42. Synchronous Read to Write 133 MHz, 256 Mb






Figure 43. Write to Synchronous Read 133 MHz, 256 Mb



7.4 Program and Erase Characteristics

Table 15. Program and Erase Characteristics

Nbr.	Cumbal		Parameter		V _{PPL} /V _{PPH}	I	Units	Notes
NDI.	Symbol		Min	Тур	Max	Units	Notes	
Conven	tional Word P	rogramming	-			l		-1
			Single word (first word)	_	115	230		4.0
W200	t _{PROG/W}	Program Time	Single word (subsequent word)	_	50	230	μs	1,2
			Single word (EFA)	_	50	230		1
Buffere	d Programmir	ng				•		•
W200	t _{PROG/W}	Dan san Time	Single word	_	250	500	μs	
W250	t _{PROG/PB}	Program Time	One Buffer (512 words)	_	2.15	4.3	ms	1
Buffere	d Enhanced F	actory Programming)		!	!		
W451	t _{BEFP/W}	D	Single word	_	4.2	_		1,3,4
W452	t _{BEFP/Setup}	Program	Buffered EFP Setup	5	_	_	μs	1
Erasing	and Suspend	ling				•		•
W500	t _{ERS/EFA B}	Face Time	4-Kword EFA Block	_	0.4	2.5	_	
W501	t _{ERS/MAB}	Erase Time	128-Kword Main Array Block	_	0.9	4	S	
W600	t _{SUSP/P}	Currend Later au	Program suspend	_	20	25		1
W601	t _{SUSP/E}	Suspend Latency	Erase suspend	_	20	25	μs	
Blank C	heck	•			•			
W702	t _{BC/MB}	Blank Check	ank Check Main array block		3.2	_	ms	1

Typical values measured at TC = +25 °C and nominal voltages. Performance numbers are valid for all speed versions. Sampled, but not 100% tested.

^{2.} First and subsequent words refer to first word and subsequent words in Control Mode programming region.

^{3.} Averaged over entire device.

^{4.} BEFP not validated at V_{PPL}.




Reset Specifications 7.5

Table 16. **Reset Specifications**

Nbr.	Symbol	Parameter	Min	Max	Unit	Notes
P1	t _{PLPH}	RST# pulse width low	100		ns	1,2,3,4,7
P2	t	RST# low to device reset during erase		25		1,3,4,7
F2	^T PLRH	RST# low to device reset during program		25	μs	1,3,4,7
P3	t _{VCCPH}	V _{CC} Power valid to RST# de-assertion (high)	300			1,4,5,6

- These specifications are valid for all device versions (packages and speeds). 1.
- 2. The device may reset if $t_{\rm PLPH}$ is < $t_{\rm PLPH~MIN}$, but this is not guaranteed. Not applicable if RST# is tied to Vccq.
- 3.
- 4. Sampled, but not 100% tested.
- 5.
- If RST# is tied to the V_{CC} supply, device will not be ready until t_{VCCPH} after $V_{CC} \ge V_{CC}$ min. If RST# is tied to any supply/signal with V_{CCQ} voltage levels, the RST# input voltage must not exceed V_{CC} until $V_{CC} \ge V_{CC}$ until $V_{CC} \ge V$ 6.
- 7. Reset completes within t_{PLPH} if RST# is asserted while no erase or program operation is executing.

Figure 44. **Reset Operation Timing**





7.6 Deep Power Down Specifications


Table 17. Deep Power Down Specifications

Nbr.	Symbol	Parameter	Min	Max	Unit	Notes
S1	t _{SLSH} (t _{SHSL})	DPD asserted pulse width	100		ns	1,2,3
S2	t _{EHSH} (t _{EHSL})	CE# high to DPD asserted	0			1,2
S3	t _{SHEL} (t _{SLEL})	DPD deasserted to CE# low	75		μs	1,2
S4	t _{PHEL}	RST# high during DPD state to CE# low (DPD deasserted to CE# low)	75			1,2

NOTES:


- These specifications are valid for all device versions (packages and speeds).
- 2. Sampled, but not 100% tested.
- 3. DPD must remain asserted for the duration of Deep Power Down mode. DPD current levels are achieved 40 µs after entering the DPD mode.

Figure 45. Deep Power Down Operation Timing



Note: DPD pin is low-true (ECR14 = 0)

Figure 46. Reset During Deep Power Down Operation Timing



Note: DPD pin is low-true (ECR14 = 0)



8.0 NOR Flash Bus Interface

The flash device uses low-true control signal inputs, and is selected by asserting the chip enable (CE#) input. The output enable (OE#) input is asserted for read operations, while the write enable (WE#) input is asserted for write operations. OE# and WE# should never be asserted at the same time; otherwise, indeterminate device operation will result. All bus cycles to or from the flash memory conform to standard microcontroller bus cycles.

Commands are written to the device to control all operations.

Table 18 shows the logic levels that must be applied to the control-signal inputs of the device for the various bus operations.

Table 18. Flash Memory Control Signals

Operation	RST#	DPD ²	CE# ¹	OE# ¹	WE# ¹	Address ¹	Data I/O
Reset	Low	High	Х	Х	Х	Х	High-Z
Read	High	High	Low	Low	High	Valid	Output
Output Disable	High	High	Low	High	High	Х	High-Z
Write	High	High	Low	High		Valid	Input
Wille	High	High		High	Low	Valid	Input
Standby	High	High	High	Х	Х	Х	High-Z
Deep Power- Down	High	Low	High	Х	Х	Х	High-Z

Notes:

- 1. X = Don't care (High or Low)
- 2. DPD polarity determined by ECR14. Shown low-true here.

8.1 Bus Reads

To perform a read operation, both CE# and OE# must be asserted; RST# and WE# must be deasserted. OE# is the data-output control and when asserted, the output data is driven on to the data I/O bus. All read operations are independent of the voltage level on VPP.

The Automatic Power Savings (APS) feature provides low power operation following reads during active mode. After data is read from the memory array and the address lines are quiescent, APS automatically places the device into standby. In APS, device current is reduced to I_{CCAPS}.

The device supports two read configurations:

- Asynchronous reads. RCR15 = 1. This is the default configuration after power-up/reset.
 - Non-multiplexed devices support asynchronous page-mode reads. AD-Multiplexed devices support only asychronous single-word reads.
- Synchronous Burst reads. RCR15 = 0.



8.1.1 Asynchronous single-word reads

In asynchronous single-word read mode, a single word of data corresponding to the address is driven onto the data bus after the initial access delay. The address is latched when ADV# is deasserted. For AD-multiplexed devices, ADV# must be deasserted before OE# is asserted.

If only asynchronous reads are to be performed, CLK must be tied to a valid V_{IH} level, and the WAIT signal can be floated. In addition, for non-multiplexed devices, ADV# must be tied to ground.

8.1.2 Asynchronous Page Mode (Non-multiplexed devices only)

In asynchronous page mode, sixteen data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address is driven onto the data bus after the initial access delay. Subsequent words in the page are output after the page access delay. A[3:0] bits determine which page word is output during a read operation. A[MAX:4] and ADV# must be stable throughout the page access.

WAIT is deasserted during asynchronous page mode. ADV# can be driven high to latch the address, or held low throughout the read cycle. CLK is not used for asynchronous page-mode reads, and is ignored.

8.1.3 Synchronous Burst Mode

Synchronous burst mode is a clock-synchronous read operation that improves the read performance of flash memory over that of asynchronous reads.

Synchronous burst mode is enabled by programming the Read Configuration Register (RCR) of the flash memory device. The RCR is also used to configure the burst parameters of the flash device, including Latency Count, burst length of 8, 16 and continuous, and WAIT polarity.

Three additional signals are used for burst mode: CLK, ADV#, and WAIT.

The address for synchronous read operations is latched on the ADV# rising edge or the first rising CLK edge after ADV# low, whichever occurs first for devices that support up to 108 MHz. For devices that support up to 133 MHz, the address is latched on the last CLK edge when ADV# is low.

During synchronous read modes, the first word is output from the data buffer on the rising CLK edge after the initial access latency delay. Subsequent data is output on rising CLK edges following a t_{CHQV} delay. However, for a synchronous non-array read, the same word of data will be output on successive rising clock edges until the burst length requirements are satisfied.



8.1.3.1 WAIT Operation

Upon power up or exit from reset, WAIT polarity defaults to low-true operation (RCR10 = 0). During *synchronous* reads (RCR15 = 0), WAIT asserts when read data is *invalid*, and deasserts when read data is *valid*. During *asynchronous* reads (RCR15 = 1), WAIT is deasserted. During writes, WAIT is High-Z on non-mux devices, and deasserted on AD-mux devices. Table 19 summarizes WAIT behavior.

Table 19. WAIT Behavior Summary

Device Operat	ion	CE#	OE#	WE#	WAIT	Notes
Device not selected	Standby	High	Х	Х	High-Z	1
	Output Disable		High	High	High-Z	
Non-Mux Device	Sync Read		Low	High	Active	2
Non-wax Device	Async Read		Low	High	Deasserted	
	Write	Low	High	Low	High-Z	
	Output Disable	LOW	High	High	Deasserted	
AD-Mux Device	Sync Read		Low	High	Active	2
AD-IVIUX DEVICE	Async Read		Low	High	Deasserted	
	Write		High	Low	Deasserted	

NOTES:

- 1. X = don't care (high or low).
- 2. Active: WAIT asserted = invalid data; WAIT deasserted = valid data.

8.2 Bus Writes

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. All device write operations are asynchronous, with CLK being ignored, but CLK can be kept active/toggling. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first.

8.3 Reset

The device enters a reset mode when RST# is asserted. In reset mode, internal circuitry is turned off and outputs are placed in a high-impedance state. The device shuts down any operation in progress, a process which takes a minimum amount of time to complete.

To return from reset mode, RST# must be deasserted. Normal operation is restored after a wake-up interval.

8.4 Deep Power-Down

The device enters DPD mode when the following two conditions are met: ECR15 is set(1) and DPD is asserted. The two conditions can be satisfied in any order. ECR14 bit determines the DPD asserted logic level. While in this mode, RST# and CE# must be deasserted.



The device exits DPD mode when DPD is deasserted. There is an exit latency before the device returns to standby mode and any operations are allowed. See Section 7.6, "Deep Power Down Specifications" on page 61 for the timing specifications.

The device should not be placed in DPD mode when a program/erase operation is ongoing or suspended. If the device enters DPD mode in the middle of a program, erase or suspend, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid.

While in DPD mode, the read-mode of each partition, configuration registers (RCR and ECR), and block lock bits, are preserved. Status register is reset to 0080h; i.e., if the Status register contains error bits, they will be cleared.

8.5 Standby

When CE# is deasserted, the device is deselected and placed in standby, substantially reducing power consumption. In standby, data outputs are placed in high-Z, independent of the level placed on OE#. If deselected during a Program or Erase operation, the device continues to consume active power until the operation is complete. There is no additional latency for subsequent read operations.

8.6 Output Disable

When OE# is deasserted with CE# asserted, the device outputs are disabled. Output pins are placed in a high-impedance state. WAIT is deasserted in AD-muxed devices and driven to High-Z in non-multiplexed devices.

8.7 Bus Cycle Interleaving

When issuing commands to the device, a read operation can occur between the two writes cycles of a 2-cycle command. (See Figure 47 and Figure 48) However, a write operation cannot occur between the two write cycles of a 2-cycle command and will cause a command sequence error (See Figure 49).

Figure 47. Operating Mode with Correct Command Sequence Example






Figure 48. Operating Mode with Correct Command Sequence Example





Figure 49. Operating Mode with Illegal Command Sequence Example



8.7.1 Read Operation During Program Buffer fill

Due to the large buffer size of M18 devices, the system interrupt latency may be impacted during the buffer fill phase of a buffered programming operation. Please refer to the relevant Application Note listed in Appendix F, "Additional Information" to implement a software solution for your system.

8.8 Read-to-Write and Write-to-Read Bus Transitions

Consecutive read and write bus cycles must be properly separated from each other to avoid bus contention. These cycle separation specs are described in the sections below.

8.8.1 Write to Asynchronous read transition

To transition from a bus write to an asynchronous read operation, either CE# or ADV# must be toggled after WE# goes high.

8.8.2 Write to synchronous read transition

To transition from a bus write to a synchronous read operation, either CE# or ADV# must be toggled after WE# goes high. In addition, W19 (t_{WHCH} -WE# high to CLK high) must be met.



8.8.3 Asynchronous/Synchronous read to write transition

To transition from a asynchronous/synchronous read to a write operation, either CE# or ADV# must be toggled after OE# goes high.

8.8.4 Bus write with active clock

To perform a bus write when the device is in synchronous mode and the clock is active, W21 (t_{VHWL} - ADV# High to WE# Low) or W22 (t_{CHWL} -Clock high to WE# low) must be met.



9.0 NOR Flash Operations

This section describes the operational features of NOR flash memory. Operations are command-based—command codes are first issued to the device, and then the device performs the desired operation. All command codes are issued to the device using bus-write cycles (see Chapter 8.0, "NOR Flash Bus Interface"). A complete list of available command codes can be found in Appendix A, "Device Command Codes".

9.1 Initialization

Proper device initialization and operation is dependent on the power-up/down sequence, reset procedure, and adequate power-supply decoupling. The following sections describe each of these areas.

9.1.1 Power-Up/Down Characteristics

To prevent conditions that could result in spurious program or erase operations, the power-up/power-down sequence shown in Table 20 is recommended. Note that each power supply must reach its minimum voltage range before applying/removing the next supply voltage.

Table 20. Power-Up/Down Sequence

Power Supply Voltage		Power-	UpSequer	nce		Power-Do	own Sequ	ence	
V _{CC(min)}	1st	1st	1st*		3rd	2nd	2nd*		
V _{CCQ(min)}	2nd	2nd*	151	Sequen	Sequencing not required*	2nd	1st*	2110	Sequencing not required*
V _{PP(min)}	3rd	ZIIU	2nd		1st	7 151	1st		

^{*} Power supplies connected or sequenced together.

Device inputs must not be driven until all supply voltages reach their minimum range. RST# should be low during power transitions.

Note: If V_{CCO} is below V_{LKOO} , the device is reset.

9.1.2 Reset Characteristics

During power-up and power-down, RST# should be asserted to prevent spurious program or erase operations. While RST# is low, device operations are disabled, all inputs (e.g., address, control) are ignored, and all outputs (e.g., data, WAIT) are placed in High-Z. Invalid bus conditions are effectively masked out.

Upon power-up, RST# can be deasserted after t_{VCCPH} , allowing the device to exit from reset. Upon exiting from reset, the device defaults to asynchronous Read Array mode, and the Status Register defaults to 0080h. Array data is available after t_{PHOV} , or a bus-write cycle can begin after t_{PHWL} .

If RST# is asserted during a program or erase operation, the operation will abort and array contents at that location will be invalid.



For proper system initialization, connect RST# to the low-true reset signal that asserts whenever the processor is reset. This will ensure the flash device is in the expected read mode (i.e., Read Array) upon startup.

9.1.3 Power Supply Decoupling

High-speed flash memories require adequate power-supply decoupling to prevent external transient noise from affecting device operations, and to prevent internally-generated transient noise from affecting other devices in the system.

Ceramic .01 to 0.1 μ fd capacitors should be used between all VCC, VCCQ, VPP supply connections and system ground. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the device package, or on the opposite side of the printed circuit board close to the center of the device-package footprint.

Larger $(4.7 \,\mu\text{fd} \text{ to } 33.0 \,\mu\text{fd})$ electrolytic or tantulum bulk capacitors should also be distributed as needed throughout the system to compensate for voltage sags caused by circuit-board trace inductance.

Transient current magnitudes depend on the capacitive and inductive loading on the device's outputs. For best signal integrity and device performance, high-speed design rules should be used when designing the printed-circuit board. Circuit-trace impedances should match output-driver impedance with adequate ground-return paths. This will help minimize signal reflections (overshoot/undershoot) and noise caused by high-speed signal edge rates.

9.2 Status Register

The Status Register (SR) is a 16-bit, read-only register that indicates device and partition status, and operational errors. To read the Status Register, issue the Read Status Register command. Subsequent reads output Status Register information on AD/DQ[9:0], and 00h on AD/DQ[15:10].

SR *status bits* are set and cleared by the device. SR *error bits* are set by the device, and must be cleared using the Clear Status Register command. Upon power-up or exit from reset, the Status Register defaults to 0080h. Table 21 shows Status Register bit definitions.



Table 21. Status Register Bit Definitions

Status R	egister (S	SR)						Defau	It Value = 0080h		
Reserved	Region Program Status	Ready Status	Erase Suspend Status	Erase Error	Program Error	m Program/ Erase Voltage Error Program Suspend Locked Status Error					
15-10	9-8	7	6	5	4	3	2	1	0		
Bit		Name			Description						
15-10		Reserved	l	Reserved for	or future use;	these bits wi	II always be set	to zero.			
9-8	Region Pro	Region Program Status			SR9 SR8 0 0 = Region program successful. 1 0 = Region program error - Attempted write with object data to Commode region. 0 1 = Region program error - Attempted rewrite to Object Mode region. 1 1 = Region program error - Attempted write using illegal comman SR4 will also be set along with SR[8,9] for the above error conditions.						
7	Ready Status					0:8], SR[6:1] a 9:8], SR[6:1]					
6	Erase Sus	pend Stat	us		uspend not ir uspend in eff						
5	Erase Error / Blank Check Error		Command Sequence Error		SR5 SR4 0 0 = Program or erase operation successful.						
4	Program Error			1 1 =	Command s	sequence erro	or - command a	borted.			
3	V _{PP} Error			0 = V _{PP} with 1 = V _{PP} not	nin acceptabl within accep	e limits durin table limits d	g program or el uring program o	rase operation or erase ope	on. ration.		
2	Program S	suspend S	tatus		n suspend no n suspend in						
1	Block-Lock	ed Error					or erase - operation		ssful.		
0	0 Partition Status				SR7 SR0 0 = Active program or erase operation in addressed partition. BEFP: Program or Verify complete, or Ready for data. 0 1 = Active program or erase operation in other partition. BEFP: Program or Verify in progress. 1 0 = No active program or erase operation in any partition. BEFP: Operation complete 1 1 = Reserved.						

9.2.1 Clearing the Status Register

The Status Register (SR) contain status and error bits which are set by the device. SR *status bits* are cleared by the device, however SR *error bits* are cleared by issuing the Clear Status Register command (see Table 22). Resetting the device also clears the Status Register.



Table 22. Clear Status Register Command Bus Cycles

Command	Setup Write	Cycle	Confirm Write Cycle		
	Address Bus	Data Bus	Address Bus	Data Bus	
Clear Status Register	Device Address	0050h			

Issuing the Clear Status Register command places the addressed partition in Read Status Register mode. Other partitions are not affected.

Note:

Care should be taken to avoid Status Register ambiguity. If a command sequence error occurs while in an Erase Suspend condition, the Status Register will indicate a Command Sequence error by setting SR4 and SR5. When the erase operation is resumed (and finishes), any errors that may have occurred during the erase operation will be masked by the Command Sequence error. To avoid this situation, clear the Status Register prior to resuming a suspended erase operation.

The Clear Status Register command functions independent of the voltage level on VPP.

9.3 Read Configuration Register

The Read Configuration Register (RCR) is a 16-bit read/write register used to select bus-read modes, and to configure synchronous-burst read characteristics of the flash device. All Read Configuration Register bits are set and cleared using the Program Read Configuration Register command. Section 9.3.2 describes how to program the Read Configuration Register.

Upon power-up or exit from reset, the Read Configuration Register defaults to asynchronous mode (RCR15 = 1; RCR[14:11] and RCR[9:0] are ignored). Table 23 shows the Read Configuration Register bit definitions.

To read the RCR value, issue the Read Device Information command to the desired partition. Subsequent reads from the partition base address> + 05h outputs RCR[15:0] on the data bus.



 Table 23.
 Read Configuration Register Bit Definitions

Read Configuration Register (RCR) Default: CR15 = 1											
Read Mode	Latency Count				WAIT Polarit y	R	WAIT Delay	Reserved	Burst Length		
15	14	13	12	11	10	9	8	7:3	2	1	0
Bit	Name				Description						
15	Read Mode				0 = Synchronous burst-mode reads 1 = Asynchronous page-mode reads (default)						
14:11	Latency Count				00 1 1= Code 3 01 0 0= Code 4 01 0 1= Code 5 01 1 0= Code 6 01 1 1= Code 7 10 0 0= Code 8 10 0 1= Code 9 10 1 0= Code 10 10 1 1= Code 11 11 0 0= Code 12 (Other bit settings are reserved)						
10	WAIT Polarity				0 =WAIT signal is active low (default) 1 =WAIT signal is active high						
9	Reserved				Write 0 to reserved bits						
8	WAIT Delay				0 = WAIT de-asserted with valid data 1 = WAIT de-asserted one cycle before valid data (default)						
7:3	Reserved				Write 0 to reserved bits						
2:0		Burst	Length		01 0 = 8-word burst (wrap only) 01 1 = 16-word burst (wrap only) 11 1 = Continuous-word burst (no-wrap; default) (Other bit settings are reserved)						

9.3.1 Latency Count

The Latency Count value programmed into RCR[14:11] is the number of valid CLK edges from address-latch to the start of the data-output delay. When the Latency Count has been satisfied, output data is driven after tCHQV (see Figure 50, "Latency Count Period" on page 73).






Figure 50. **Latency Count Period**

Notes:

- Address latched on valid clock edge with ADV# low and LC count begins.
- 1. 2. Address latched on ADV# rising edge. LC count begins on subsequent valid CLK edge.

Table 24. **CLK Frequencies for LC Settings**

V _{CCQ} = 1.7 V to 2.0 V				
Latency Count Setting	Frequency Supported (MHz)			
4	≤ 40 MHz			
5	≤ 54 MHz			
7	≤ 66 MHz			
10	≤ 108 MHz			
13	≤ 133 MHz			

9.3.2 **Programming the RCR**

The Read Configuration Register (RCR) is programmed by issuing the Program Read Configuration Register command. This is a two-cycle command sequence requiring a setup command to be issued first, followed by a Confirm command (see Table 25). Bus-write cycles to the flash device between the setup and confirm commands are not allowed — a command sequence error will result. However, flash bus-read cycles between the setup and confirm commands are allowed.

Table 25. **Program Read Configuration Register Command Bus Cycles**

Command	Setup Write Cycle		Confirm Write Cycle		
	Address Bus	Data Bus	Address Bus	Data Bus	
Program Read Configuration Register	Register Data	0060h	Register Data	0003h	



To program the RCR, the desired settings for RCR[15:0] are placed on the address bus. The setup command (0060h) is driven on the data bus. Upon issuing the setup command, the device/addressed partition is automatically changed to Read Status Register mode.

Next, the Confirm command (0003h) is driven on the data bus. After issuing the confirm command, the addressed partition is automatically switched to Read Array mode.

Note:

Since the desired register value is placed on the address lines, any hardware-connection offsets between the host's address outputs and the flash device's address inputs must be considered. For example, if the host's address outputs are aligned to the flash device's address inputs such that host address bit A1 is connected to flash address bit A0, the desired register value may need to be left-shifted internally by one (example: 2532h becomes 4A64h) before programming the Read Configuration Register.

Caution:

Care must be exercised when switching to synchronous mode. Synchronous read accesses cannot occur until both the flash device and the memory controller's chip select have reached synchronous operating mode. The software instructions used to perform the Read Configuration Register programming sequence and the chip select configuration must be guaranteed not to fetch from the flash device, i.e., in system RAM or locked in cache. This also applies when switching back to asynchronous mode from synchronous mode.

9.4 Enhanced Configuration Register

The Enhanced Configuration Register (ECR) is a volatile 16-bit, read/write register used to select Deep Power Down (DPD) operation and to modify the output-driver strength of the flash device. All Enhanced Configuration Register bits are set and cleared using the Program Enhanced Configuration Register command. Section 9.4.2 describes how to program the Enhanced Configuration Register.

Upon power-up or exit from reset, the Enhanced Configuration Register defaults to 0004h. Table 26 shows the Enhanced Configuration Register bit definitions.

Table 26. Enhanced Configuration Register Bit Definitions (Sheet 1 of 2)

Enhanced Configuration Register					D	efault = 0004h
Deep Power Down (DPD) Mode	DPD Polarity	Rese	erved Output Driver Cont			rol
15	14	13:3		2	1	0
Bit	Na	me	Description			
15	Deep Power Do Mode	own (DPD)	0 = DPD Disab 1 = DPD Enab			



Table 26. Enhanced Configuration Register Bit Definitions (Sheet 2 of 2)

Enhanced	Enhanced Configuration Register				D	efault = 0004h	
Deep Power Down (DPD) Mode	DPD Polarity	Reserved		Output Driver Control			
15	14	13	3:3	2	1	0	
Bit	Naı	me	Description				
14	DPD Pin Polari	ty	0 = Active Low 1 = Active High	` '			
13:3	Reserved	Write 0 to rese		erved bits			
2:0	Output Driver Control		0 0 1 = Code 1 0 1 0 = Code 2 0 1 1 = Code 3 1 0 0 = Code 4 (default) 1 0 1 = Code 5 1 1 0 = Code 6 (Other bit settings are reserved)				

9.4.1 Output Driver Control

Output Driver Control enables the user to adjust the device's output-driver strength of the data I/O bus and WAIT signal. Upon power-up or reset, ECR[2:0] defaults to an output impedance setting of 30 Ohms. To change the output-driver strength, ECR[2:0] must be programmed to the desired setting as shown in Table 27.

Table 27. Output Driver Control Characteristics

Control Bits ECR[2:0]	Impedance @ VCCQ/2 (Ohm)	Driver Multiplier	Load Driven at Same Speed (pF)
001	90	1/3	10
010	60	1/2	15
011	45	2/3	20
100 (default)	30	1	30
101	20	3/2	35
110	15	2	40

9.4.2 Programming the ECR

The ECR is programmed by issuing the Program Enhanced Configuration Register command. This is a two-cycle command sequence requiring a setup command to be issued first, followed by a Confirm command (see Table 28). Bus-write cycles to the flash device between the setup and confirm commands are not allowed — a command sequence error will result. However, flash bus-read cycles between the setup and confirm commands are allowed.



Table 28. Program Enhanced Configuration Register Command Bus Cycles

Command	Setup Write Cycle		Confirm Write Cycle	
	Address Bus	Data Bus	Address Bus	Data Bus
Program Enhanced Configuration Register	Register Data	0060h	Register Data	0004h

To program the Enhanced Configuration Register, the desired settings for ECR[15:0] are placed on the address bus. The setup command (0060h) is driven on the data bus. Upon issuing the setup command, the device/addressed partition is automatically changed to Read Status Register mode.

Next, the Confirm command (0004h) is driven on the data bus. After issuing the Confirm command, the addressed partition is automatically switched to Read Array mode.

This command functions independently of the applied V_{pp} voltage.

Since the desired register value is placed on the address lines, any hardware-connection offsets between the host's address outputs and the flash device's address inputs must be considered, similar to programming the RCR.

9.5 Read Operations

Five types of data can be read from the device: array data, device information, CFI data, device status, and extended flash array (EFA) data. Upon power-up or return from reset, the device defaults to Read Array mode. To change the device's read mode, the appropriate command must be issued to the device. Table 29 shows the command codes used to configure the device for the desired read mode. The following sections describe each read mode.

Table 29. Read Mode Command Bus Cycles

Command	Setup Write Cycle		Confirm Write Cycle	
	Address Bus	Data Bus	Address Bus	Data Bus
Read Array	Partition Address	00FFh		
Read Status Register	Partition Address	0070h		
Read Device Information	Partition Address	0090h		
CFI Query	Partition Address	0098h		
Read Extended Flash Array (EFA) Block	Partition Address	0094h		

9.5.1 Read Array

Upon power-up or exit from reset, the device defaults to Read Array mode. Issuing the Read Array command places the addressed partition in Read Array mode. Subsequent reads output array data. The addressed partition remains in Read Array mode until a different read command is issued, or a program or erase operation is performed in that partition, in which case, the read mode is automatically changed to Read Status.



To change a partition to Read Array mode while it is programming or erasing, first issue the Suspend command. After the operation has been suspended, issue the Read Array command to the partition. When the program or erase operation is subsequently resumed, the partition will automatically revert back to Read Status mode.

Note:

Issuing the Read Array command to a partition that is actively programming or erasing causes subsequent reads from that partition to output invalid data. Valid array data is output only after the program or erase operation has finished.

The Read Array command functions independent of the voltage level on VPP.

9.5.2 Read Status Register

Issuing the Read Status Register command places the addressed partition in Read Status Register mode. Subsequent reads from that partition output Status Register information. The addressed partition remains in Read Status Register mode until a different read-mode command is issued to that partition. Performing a program, erase, or block-lock operation also changes the partition's read mode to Read Status Register mode.

The Status Register is updated on the falling edge of CE#, or OE# when CE# is low. Status Register contents are valid only when SR7 = 1.

The Read Status Register command functions independent of the voltage level on VPP.

9.5.3 Read Device Information

Issuing the Read Device Information command places the addressed partition in Read Device Information mode. Subsequent reads output device information on the data bus. Table 30 shows the address offset for reading the available device information.

Table 30. Device Information Summary

Device Information	Address Bus	Data Bus
Device Manufacturer Code (Intel)	Partition Base Address + 00h	0089h
Device ID Code	Partition Base Address + 01h	(See Appendix B, "Device ID Codes.")
Main Block Lock Status	Block Base Address + 02h	D0 = Lock Status
Main Blook Edok Status	Blook Bass / Idal cost / GEII	D1 = Lock-Down Status
FFA Block Lock Status	Block Base Address + 02h	D4 = Lock Status
El A Block Eock Glatas	Block Base Address 1 0211	D5 = Lock-Down Status
Read Configuration Register	Partition Base Address + 05h	Configuration Register Data
Enhanced Configuration Register	Partition Base Address + 06h	Enhanced Configuration Register Data
OTP Lock Register 0	Partition Base Address + 80h	Lock Register 0 Data
OTP Register - Factory Segment	Partition Base Address + 81h to 84h	Factory-Programmed Data
OTP Register - User-Programmable Segment	Partition Base Address + 85h to 88h	User Data
OTP Lock Register 1	Partition Base Address + 89h	Lock Register 1 Data
OTP Registers 1 through 16	Partition Base Address + 8Ah to 109h	User Data



The addressed partition remains in Read Device Information mode until a different read command is issued. Also, performing a program, erase, or block-lock operation changes the addressed partition to Read Status Register mode.

Note:

Issuing the Read Device Information command to a partition that is actively programming or erasing changes that partition's read mode to Read Device Information mode. Subsequent reads from that partition will return invalid data until the program or erase operation has completed.

The Read Device Information command functions independent of the voltage level on VPP.

9.5.4 CFI Query

Issuing the CFI Query command places the addressed partition in CFI Query mode. Subsequent reads from that partition output CFI information (see Appendix D, "Common Flash Interface").

The addressed partition remains in CFI Query mode until a different read command is issued, or a program or erase operation is performed, which changes the read mode to Read Status Register mode.

Note:

Issuing the CFI Query command to a partition that is actively programming or erasing changes that partition's read mode to CFI Query mode. Subsequent reads from that partition will return invalid data until the program or erase operation has completed

The CFI Query command functions independent of the voltage level on VPP.

9.5.5 Read Extended Flash Array (EFA)

Issuing the Read Extended Flash Array (EFA) Block command to a partition remaps that partition's block addresses to corresponding EFA block addresses. Subsequent reads from that partition output EFA data. The partition's main flash array blocks are hidden until a Read Array command (FFh) is issued to that partition. Data from EFA blocks are read using single asynchronous or synchronous non-array reads only.

Note:

Issuing the Read EFA command to a partition that is actively programming or erasing changes that partition's read mode to Read EFA mode. Subsequent reads from that partition will return invalid data until the program or erase operation has completed.

The Read EFA command functions independent of the voltage level on VPP.

9.6 Programming Modes

Each programming region in a flash block can be configured for one of two programming modes: Control Mode or Object Mode. Programming mode is automatically set based on the data pattern upon the first program to a blank region. Programming mode selection is driven primarily by the specific needs of the system with consideration given to two types of information:


- Control: Flash File System (FFS) or Header, frequently changing code or data
- Object: larger, infrequently changing code or data (e.g. objects or payloads)

By implementing the appropriate programming mode, software can efficiently organize how information is stored in the flash memory array.



Control Mode programming regions and Object Mode programming regions can be intermingled within the same erase block. However, the programming mode of any region within a block can be changed only after erasing the entire block. The following sections describe the two programming modes.

Figure 51. Configurable Programming Regions



9.6.1 Control Mode

Control Mode programming is invoked when only the A-half (A3 = 0) of the programming region is programmed to 0s (refer to Figure 52). The B-half (A3 = 1) remains erased. Control mode allows up to 512 bytes of data to be programmed in the region. The information can be programmed in bits, bytes, or words.

Control Mode supports the following programming methods:

- Single-word Programming (41h)
- Buffered Programming (E9h/D0h), and
- Buffered Enhanced Factory Programming (80h/D0h)



When buffered programming is used in Control Mode, all addresses must be in the A-half of the buffer (A3 = 0). During buffer fill, the B-half (A3 = 1) addresses do not need to be filled with 0xFFFF.

Control Mode programming is useful for storing dynamic information, such as FFS Headers, File Info, etc. Typically, it does not require the entire 512 bytes of data to be programmed at once. It may also contain data that is changed after initial programming using a technique known as "bit twiddling". Header information can be augmented later with additional new information within a Control Mode-programmed region. This allows implementation of legacy file systems, as well as transaction-based power-loss recovery.

In a control mode region, programming operations can be performed multiple times. However, care must be taken to avoid programming any zero's in the B-half (A3 = 1) of the region. Violation of this usage will cause SR4 and SR9 to be set, and the program operation will be terminated. See Table 31, "Programming Region Next State Table" on page 81 for details.




Figure 52. Configured Programming Region in Control Mode

9.6.2 Object Mode

Object mode programming is invoked when one or more bits are programmed to zero in the B-half of the programming region (A3 = 1). Object mode allows up to 1KB to be stored in a programming region. Multiple regions are used to store more than 1Kbyte of information. If the object is less than 1Kbyte, the unused content will remain as 0xFFFF (erased).

Object Mode supports two programming methods:

- Buffered Programming (E9h/D0h), and
- Buffered Enhanced Factory Programming (80h/D0h)

Single-word programming is not supported in Object mode. To perform multiple programming operations within a programming region, Control mode must be used.

Object mode is useful for storing static information, such as objects or payloads, that rarely change.



Once the programming region is configured in Object mode, it cannot be augmented or overwritten without first erasing the entire block containing the region. Subsequent programming operations to a programming region configured in Object mode will cause SR4 and SR8 to be set and the program operation to be terminated. See Table 31, "Programming Region Next State Table" on page 81 for details.

Note:

Issuing the 41h command to the B-half of an erased region will set error bits SR8 and SR9, and the programming operation will not proceed. See Table 31, "Programming Region Next State Table" on page 81 for more details.

Figure 53. Configured Programming Region in Object Mode




Table 31. Programming Region Next State Table

Current State of		Command Issued				
Programming region	41h to B-half (A3 = 1)	41h to A-half (A3 = 0)	E9h to B-half (A3 = 1)	E9h to A-half (A3 = 0)		
Erased		Program Successful SR[4,8,9] = 0	Program Successful SR[4,8,9] = 0	Program Successful SR[4,8,9] = 0		
		Region configured to Control Mode	Region configured to Object Mode	Region configured to Control Mode		
	Control Mode Program Fail; Illegal Command		Program Fail;			
Control Mode		Program Successful SR[4,8,9] = 0	Object data to Control mode region	Program Successful		
	SR[4,8,9] = 1		SR[4,9] = 1	SR[4,8,9] = 0		
			SR8 = 0			
		Program Fail; Rewrite to Object mode region				
Object Mode			SR[4,8] = 1			
		SR9 = 0				



9.7 Programming Operations

Programming the flash array changes 'ones' to 'zeros'. To change zeros to ones, an erase operation must be performed (see Section 9.8, "Block Erase Operations"). Only one programming operation can occur at a time. Programming is permitted during Erase Suspend.

Information is programmed into the flash array by issuing the appropriate command. Table 32 shows the two-cycle command sequences used for programming.

Table 32. Programming Commands Bus Cycles

Command	Setup Write	Cycle	Confirm Write Cycle		
	Address Bus	Data Bus	Address Bus	Data Bus	
Single-Word Program	Device Address	0041h	Device Address	Array Data	
Buffered Program	Device Address	00E9h	Device Address	00D0h	
Buffered Enhanced Factory Program	Device Address	0080h	Device Address	00D0h	
EFA Program	EFA Address	0044h	EFA Address	EFA Data	

Caution:

All programming operations require the addressed block to be unlocked, and a valid V_{PP} voltage applied throughout the programming operation. Otherwise, the programming operation will abort, setting the appropriate Status Register error bit(s).

The following sections describe each programming method.

9.7.1 Single-Word Programming

Main array programming is performed by first issuing the Single-Word Program command. This is followed by writing the desired data at the desired array address. The read mode of the addressed partition is automatically changed to Read Status Register mode, which remains in effect until another read-mode command is issued.

Note:

Issuing the Read Status Register command to another partition switches that partition's read mode to Read Status Register mode, thereby allowing programming progress to be monitored from that partition's address.

Single-Word Programming is supported in Control mode only. The programming array address specified must be in the A-half of the programming region.

During programming, the Status Register indicates a busy status (SR7 = 0b). Upon completion, the Status Register indicates a ready status (SR7 = 1b). The Status Register should be checked for any errors, then cleared.

The only valid commands during programming are Read Array, Read Device Information, CFI Query, Read Status and Program Suspend. After programming has finished, any valid command can be issued.



Note:

Issuing the Read Array command to a partition that is actively programming causes subsequent reads from that partition to output invalid data. Valid array data is output only after the program operation has finished.

Standby power levels are not realized until the programming operation has finished. Asserting RST# immediately aborts the programming operation, and array contents at the addressed location are indeterminate. The addressed block should be erased, and the data re-programmed.

9.7.2 Buffered Programming

Buffered Programming programs multiple words simultaneously into the flash memory array. Data is first written to a write buffer and then programmed into the flash memory array in buffer-size increments. This can significantly reduce the effective word-write time. Appendix C, "Flow Charts" contains a flow chart of the buffered-programming operation.

Buffered Programming is supported in both Control mode and Object mode. In Object mode, the region must be programmed only once between erases. However in Control mode, the region may be programmed multiple times.

Caution:

When using the Buffered Program command in Object mode, the start address must be aligned to the 512-word buffer boundary. In Control mode, the programming array address specified must be in the A-half of the programming region.

To perform a buffered programming operation, first issue the Buffered Program setup command at the desired starting address.

Poll SR7 to determine write-buffer availability (0 = not available, 1 = available). If the write buffer is not available, re-issue the setup command and check SR7; repeat until SR7 = 1.

Next, issue a word count at the desired starting address. The word count is the total number of words to be written into the write buffer, minus one. This value can range from 00h (one word) up to a maximum of 1FF (512 words). Exceeding the allowable range causes the higher order data bits to be ignored.

Following the word count, subsequent bus-write cycles fill the write buffer with user-data up to the word count.

Note:

User-data is programmed into the flash array at the address issued when filling the write buffer.

The Confirm command is issued after all user-data is written into the write buffer. The read mode of the device/addressed partition is automatically changed to Read Status Register mode. If other than the Confirm command is issued to the device, a command sequence error occurs and the operation aborts.

After the Confirm command has been issued, the write-buffer contents are programmed into the flash memory array. The Status Register indicates a busy status (SR7 = 0) during array programming.

During array programming, the only valid commands are Read Array, Read Device Information, CFI Query, Read Status, and Program Suspend. After array programming has completed (SR7 = 1), any valid command can be issued. Reading from another partition is allowed while data is being programmed into the flash memory array from the write buffer.



Note:

Issuing the Read Array command to a partition that is actively programming or erasing causes subsequent reads from that partition to output invalid data. Valid array data is output only after the program or erase operation has finished.

Upon completion of array programming, the Status Register indicates ready (SR7 = 1b). A full Status Register check should be performed to check for any programming errors. Then the Status Register should be cleared using the Clear Status Register command.

A subsequent buffered programming operation can be initiated by issuing another setup command, and repeating the buffered programming sequence. Any errors in the Status Register caused by the previous operation must be cleared to prevent them from masking any errors that may occur during the subsequent operation.

9.7.3 Buffered Enhanced Factory Programming (BEFP)

Buffered Enhanced Factory Programming (BEFP) improves programming performance through the use of the write buffer, V_{PPH} and enhanced programming algorithm. User-data is written into the write buffer, then the buffer contents are automatically written into the flash array in buffer-size increments.

BEFP is allowed in both Control Mode and Object Mode. The programming mode selection for the entire flash array block is driven by the specific type of information, e.g., header or object data.

Each 1KB of header or object data is configured to an aligned 1KB programming region to fill the entire main array block. The code/data pattern for headers does not contain zeros in the A3 = 1 addresses, and the code/data pattern for objects does contain zeros in the A3 = 1 addresses.

Internal verification during programming (inherent to MLC technology) and Status Register error checking are used to determine proper completion of the programming operation. This eliminates delays incurred when switching between single-word program and verify operations.

BEFP consists of three distinct phases:

- 1. Setup Phase: V_{PPH} and block-lock checks
- 2. Program/Verify Phase: buffered programming and verification
- 3. Exit Phase: block-error check

Appendix C, "Flow Charts" contains a flow chart of the BEFP operation. Table 33 lists specific BEFP requirements and considerations.

Table 33. BEFP Requirements and Considerations

	Temperature (T _{CASE}) must be 25 °C, ± 5 °C
BEFP Requirements	Voltage on V _{CC} must be within the allowable operating range
BEFF Requirements	Voltage on VPP must be within the allowable operating range ¹
	Block being programmed must be erased and unlocked
	Block cycling below 100 erase cycles ²
BEFP Considerations	Reading from another partition during EFP (RWW) is not allowed
DELT Considerations	BEFP programs within one block at a time
	BEFP cannot be suspended

Notes:



- 1. V_{pp} restrictions apply. See Section 5.0, "Maximum Ratings and Operating Conditions".
- Recommended for optimal BEFP performance. If exceeded, some degradation in performance may occur, however, the internal algorithm will still function properly.

9.7.3.1 Setup Phase

Issuing the BEFP Setup and Confirm command sequence starts the BEFP algorithm. The read mode of the addressed partition is automatically changed to Read Status Register mode.

The address used when issuing the setup/confirm commands must be buffer-size aligned within the block being programmed -- buffer contents cannot cross block boundaries.

Caution:

The Read Status Register command must not be issued -- it will be interpreted as data to be written to the write buffer.

A setup delay ($t_{BEFP/Setup}$) occurs while the internal algorithm checks V_{PP} and block-lock status. If errors are detected, the appropriate Status Register error bits are set and the operation aborts.

The Status Register should be polled for successful BEFP setup, indicated by SR[7,0] = 0 (Device Busy, Buffer Ready for Data).

9.7.3.2 Program/Verify Phase

Data is first written into the write buffer, then programmed into the flash array. During the buffer-fill sequence, the address used must be buffer-size aligned. Use of any other address will cause the operation to abort with a program fail error, and any data previously loaded in the buffer will not be programmed into the array.

The buffer-fill data is stored in sequential buffer locations starting at address 00h. A word count equal to the maximum buffer size is used, therefore, the buffer must be completely filled. If the amount of data is less than the maximum buffer size, the remaining buffer locations must be "padded" with FFFFh to completely fill the buffer.

Flash array programming starts as soon as the write buffer is full. Data words from the write buffer are programmed into sequential array locations. SR0 = 1 indicates the write buffer is not available while the BEFP algorithm programs the array.

The Status Register should be polled for SR0 = 0 (Buffer Ready for Data) to determine when the array programming has completed, and the write buffer is again available for loading. The internal address is automatically incremented to enable subsequent array programming to continue from where the previous buffer-fill/array-program sequence ended within the block. This cycle can be repeated to program the entire block.

To exit the Program/Verify Phase, write FFFFh to an address outside of the block.

9.7.3.3 Exit Phase

The Status Register should be polled for SR7 = 1 (Device Ready) indicating the BEFP algorithm has finished running, and the device has returned to normal operation. A full error check should be performed to ensure the block was programmed successfully.



9.7.4 EFA Word Programming

EFA programming is performed by first issuing the EFA Program command. This is followed by writing the desired data at the desired EFA address. This places the EFA plane in the foreground in the addressed partition. The read mode of the addressed partition is changed to Read Status Register mode, which remains in effect until another read-mode command is issued.

Note:

Issuing the Read Status Register command to any other partition switches that partition's read mode to the Read Status Register, thereby allowing programming progress to be monitored from that partition's address.

During programming, the Status Register indicates a busy status (SR7 = 0). Upon completion, the Status Register indicates a ready status (SR7 = 1). The Status Register should be checked for any errors, then cleared.

Issuing the EFA Program command outside of the EFA block address range results in the Status Register indicating a program error.

The only valid commands during programming are Read Array, Read Device Information, CFI Query, Read Status and Program Suspend. After programming has finished, any valid command can be issued.

Note:

Issuing the Read Array command to a EFA-mapped partition that is actively programming causes subsequent reads from that partition to output invalid data. Valid array data is output only after the program operation has finished.

Standby power levels are not be realized until the programming operation has finished. Also, asserting RST# aborts the programming operation, and array contents at the addressed location are indeterminate. The addressed block should be erased, and the data re-programmed.

9.8 Block Erase Operations

Erasing a block changes 'zeros' to 'ones'. To change ones to zeros, a program operation must be performed (see Section 9.7, "Programming Operations"). Erasing is performed on a block basis—an entire block is erased each time an erase command sequence is issued. Once a block is fully erased, all addressable locations within that block read as logical 'ones' (FFFFh).

Only one block-erase operation can occur at a time. A block-erase operation is not permitted during Program Suspend.

To perform a block-erase operation, issue the Block Erase or EFA Block Erase command sequence at the desired block address. Table 34 shows the two-cycle Block Erase command sequence.

Table 34. Block-Erase Command Bus Cycles

Command	Setup Write	Cycle	Confirm Write Cycle	
	Address Bus	Data Bus	Address Bus	Data Bus
Block Erase	Device Address	0020h	Block Address	00D0h
EFA Block Erase	EFA Address	0024h	EFA Block Address	00D0h



Erase operations performed on EFA blocks are similar to erase operations performed on main-array blocks. Issuing the EFA Block Erase command places the EFA plane in the foreground of the corresponding partition.

Issuing the EFA Block Erase command outside of the EFA plane's address range causes the operation to abort, and the Status Register indicates an erase error (SR[7,5] = 1).

Caution:

All block-erase operations require the addressed block to be unlocked, and a valid voltage applied to VPP throughout the block-erase operation. Otherwise, the operation aborts, setting the appropriate Status Register error bit(s).

The Erase Confirm command latches the address of the block to be erased. The addressed block is preconditioned (programmed to all zeros), erased, and then verified. The read mode of the addressed partition is automatically changed to Read Status Register mode, and remains in effect until another read-mode command is issued.

Note:

Issuing the Read Status Register command to another partition switches that partition's read mode to the Read Status Register, thereby allowing block-erase progress to be monitored from that partition's address. SR0 indicates whether the addressed partition or other partition is erasing.

During a block-erase operation, the Status Register indicates a busy status (SR7 = 0). Upon completion, the Status Register indicates a ready status (SR7 = 1). The Status Register should be checked for any errors, and then cleared. If any errors did occur, subsequent erase commands to that partition are ignored unless the Status Register is cleared.

The only valid commands during a block erase operation are Read Array, Read Device Information, CFI Query, Read Status and Erase Suspend. After the block-erase operation has completed, any valid command can be issued.

Note:

Issuing the Read Array command to a partition that is actively erasing a main block or EFA block causes subsequent reads from that partition (or EFA-mapped partition) to output invalid data. Valid array data is output only after the block-erase operation has finished.

Standby power levels are not realized until the block-erase operation has finished. Asserting RST# immediately aborts the block-erase operation, and array contents at the addressed location are indeterminate. The addressed block should be erased, and the data re-programmed.

9.9 Blank Check Operation

Blank Check is used to see if a main-array block is completely erased. Blank Check for EFA blocks is not supported. A Blank Check operation is performed one block at a time, and cannot be used during Program Suspend or Erase Suspend.

Blank Check speeds up flash programming and reclaim in customer manufacturing flows. Automated programmer systems can use this one-step method instead of slower sequential reads of the entire block. This operation should not be used to determine erase-operation success or failure, such as after an aborted erase.

To use Blank Check, first issue the Blank Check setup command (see Table 35) followed by the confirm command. The read mode of the addressed partition is automatically changed to Read Status Register mode, which remains in effect until another read-mode command is issued.



Table 35. Blank Check Command Bus Cycles

Command	Setup Write	Cycle	Confirm Writ	e Cycle
	Address Bus	Data Bus	Address Bus	Data Bus
Blank Check	Block Address	00BCh	Block Address	00D0h

During a blank check operation, the Status Register indicates a busy status (SR7 = 0). Upon completion, the Status Register indicates a ready status (SR7 = 1).

Note:

Issuing the Read Status Register command to another partition switches that partition's read mode to Read Status Register mode, thereby allowing the blank check operation to be monitored from that partition's address.

The Status Register should be checked for any errors, and then cleared. If the Blank Check operation fails, i.e., the block is not completely erased, then the Status Register will indicate a Blank Check error (SR[7,5] = 1).

The only valid command during a Blank Check operation is Read Status. Blank Check cannot be suspended. After the blank check operation has completed, any valid command can be issued.

9.10 Suspend and Resume

Program and erase operations of the main array or EFA can be suspended to perform other device operations, and then subsequently resumed. However, OTP Register programming or blank check operations cannot be suspended.

To suspend an on-going erase or program operation, issue the Suspend command to any device address; the corresponding partition is not affected. Table 36 shows the Suspend and Resume command bus-cycles.

Note:

Issuing the Suspend command does not change the read mode of the partition. The partition will be in Read Status Register mode from when the erase or program command was first issued, unless the read mode was changed prior to issuing the Suspend command.

Table 36. Suspend and Resume Command Bus Cycles

Command	Setup Write	Cycle Confirm Write Cy	ite Cycle	
	Address Bus	Data Bus	Address Bus	Data Bus
Suspend	Device Address	00B0h		
Resume	Device Address	00D0h		

The program or erase operation suspends at pre-determined points during the operation after a delay of t_{SUSP} . Suspend is achieved when SR[7,6] = 1 (erase-suspend) or SR[7,2] = 1 (program-suspend).

Note:

Throughout the Block Erase Suspend or Program Suspend period, the addressed block must remain unlocked and a valid voltage applied to VPP. Otherwise, the erase or program operation will abort, setting the appropriate Status Register error bit(s). Also, WP# must remain unchanged.



Asserting RST# aborts suspended block-erase and programming operations -- array contents at the addressed locations are indeterminate. The addressed block should be erased, and the data reprogrammed.

Not all commands are allowed when the device is suspended. Table 37 shows which device commands are allowed during Program Suspend or Erase Suspend.

Table 37. Valid Commands During Suspend

Device Command	Program Suspend	Erase Suspend
Read Array	Allowed	Allowed
Read Status Register	Allowed	Allowed
Clear Status Register	Allowed	Allowed
Read Device Information	Allowed	Allowed
CFI Query	Allowed	Allowed
Word Program / EFA Program	Not Allowed	Allowed
Buffered Program	Not Allowed	Allowed
Buffered Enhanced Factory Program	Not Allowed	Not Allowed
Block Erase / EFA Erase	Not Allowed	Not Allowed
Program/Erase Suspend	Not Allowed	Not Allowed
Program/Erase Resume	Allowed	Allowed

During Suspend, main array-read and EFA-read operations are not allowed in blocks being erased or programmed. Also, programming operations are not allowed in blocks in erase-suspend state and if attempted, will result in Status Register program error to be set (SR4 = 1).

A block-erase under program-suspend is not allowed. However, word-program under erase-suspend is allowed, and can be suspended. This results in a simultaneous erase-suspend/program-suspend condition, indicated by SR[7,6,2] = 1.

To resume a suspended program or erase operation, issue the Resume command to any device address. The read mode of the resumed partition is unchanged; issue the Read Status Register command to return the partition to Read Status mode. The operation continues where it left off, and the respective Status Register suspend bits are cleared.

When the Resume command is issued during a simultaneous erase-suspend/ program-suspend condition, the programming operation is resumed first. Upon completion of the programming operation, the Status Register should be checked for any errors, and cleared. The resume command must be issued again to complete the erase operation. Upon completion of the erase operation, the Status Register should be checked for any errors, and cleared.



9.11 Simultaneous Operations

The multi-partition architecture of the flash device allows programming or erasing to occur in one partition while reads are performed from another partition. Only status reads are allowed in partitions that are busy programming or erasing.

Note:

When OTP Register or EFA commands are issued to any partition address, the OTP Register or EFA plane is mapped onto that partition.

Table 38 shows the rules for reading from a partition while simultaneously programming or erasing within another partition.

Table 38. Read-While-Program and Read-While-Erase Rules

	Read modes al	lowed when program/erase	e busy in partition A
Active Operation	Read Status	Array Reads	Non-Array Reads ¹
Main-Array Program	All partitions	All partitions except busy partition A	All partitions except busy partition A
Main-Array Erase	All partitions	All partitions except busy partition A	All partitions except busy partition A
OTP Register Program	All partitions	All partitions except busy partition A	Not allowed
EFA Program or Erase	All partitions	All partitions except busy partition A	Not allowed

Notes:

Table 39. Simultaneous Operation Restrictions

OTP Register or CFI	Parameter Partition Array Data	Other Partitions	Notes		
Read	(See Notes)	Write/Erase	While programming or erasing in a main partition, the Protection Register or CFI data may be read from any other partition.		
Reau	(See Notes)	wille/Elase	Reading the parameter partition array data is not allowed if the Protection Register or Query data is being read from addresses within the parameter partition.		
(See Notes)	(See Notes) Read Write		While programming or erasing in a main partition, read operations are allowed in the parameter partition.		
(See Notes) Read		Write/Erase	Accessing the Protection Registers or CFI data from parameter partition addresses is not allowed when reading array data from the parameter partition.		
					While programming or erasing in a main partition, read operations are allowed in the parameter partition.
Read	Read	Write/Erase	Accessing the Protection Registers or CFI data in a partition that is <i>different</i> from the one being programed/erased, and also <i>different</i> from the parameter partition is allowed.		
	No Access		While programming the Protection Register, reads are only allowed in the other main partitions.		
Write	Allowed	Read	Access to array data in the parameter partition is not allowed. Programming of the Protection Register can only occur in the parameter partition, which means this partition is in Read Status.		
No Access Allowed	Write/Erase	Read	While programming or erasing the parameter partition, reads of the Protection Registers or CFI data are not allowed in <i>any</i> partition.		
Allowed			Reads in partitions other than the parameter partition are supported.		

^{1.} OTP Register, Device Information, CFI Query, EFA.



9.12 Security

The flash device incorporates features for protecting main-array contents and for implementing system-level security schemes. The following sections describe the available features.

9.12.1 Block Locking

Upon power up or exit from reset, all main array and EFA blocks are locked, but not locked down. Locked blocks cannot be erased or programmed.

Two methods of block-lock control are available: software and hardware. Software control uses the Block Lock and Block Unlock commands; hardware control uses WP# along with the Block Lock-Down command.

Block lock and unlock operations are independent of the voltage level on V_{PP}.

Table 40 summarizes the command bus-cycles.

Table 40. Block Locking Command Bus Cycles

Command	Setup Write	Cycle	Confirm Write Cycle		
	Address Bus	Data Bus	Address Bus	Data Bus	
Lock Block	Block Address	0060h	Block Address	0001h	
Unlock Block	Block Address	0060h	Block Address	00D0h	
Lock-Down Block	Block Address	0060h	Block Address	002Fh	
Lock EFA Block	Block Address	0064h	Block Address	0001h	
Unlock EFA Block	Block Address	0064h	Block Address	00D0h	
Lock-Down EFA Block	Block Address	0064h	Block Address	002Fh	

To lock, unlock, or lock-down a block, first issue the setup command to any address within the desired block. The read mode of the addressed partition is automatically changed to Read Status Register mode. Next, issue the desired confirm command to the block's address. Note that the confirm command determines the operation performed. The Status Register should be checked for any errors, and then cleared.

The lock status of a block can be determined by issuing the Read Device Information command, and then reading from <block base address> + 02h. DQ0 indicates the lock status of the addressed block (0 = unlocked, 1 = locked), and DQ1 indicates the lock-down status of the addressed block (0 = lock-down not issued; 1 = locked-down issued). Section 9.5.3, "Read Device Information" on page 77 summarizes the details of this operation.

Blocks cannot be locked or unlocked while being actively programmed or erased. Blocks can be locked or unlocked during erase-suspend, but not during program-suspend.

Note:

If a block-erase operation is suspended, and then the block is locked or locked down, the lock status of the block will be changed immediately. When resumed, the erase operation will still complete.

Block lock-down protection is dependent on WP#. When WP# = V_{IL} , blocks locked down are locked, and cannot be unlocked using the Block Unlock command. When WP# = V_{IH} , block lock-down protection is disabled - locked-down blocks can be individually unlocked using the Block




Unlock command. Subsequently, when $WP\#=V_{IL}$, previously locked-down blocks are once again locked and locked-down, including locked-down blocks that may have been unlocked while WP# was de-asserted.

A locked-down block can only be unlocked by issuing the Unlock Block command with WP# deasserted. To return an unlocked block to the locked-down state, a Lock-Down command must be issued prior to asserting WP#.

Issuing the Block Lock-Down command to an unlocked block does not lock the block. However, asserting WP# after issuing the Block Lock-Down command locks (and locks down) the block. Lock-down for all blocks is cleared upon power-up or exit from reset. Figure 54 summarizes block-locking operations.

Figure 54. Block Locking Operations



Notes:

- 1. [n,n,n] denotes logical state of WP#, DQ1,and DQ0, respectively; X = Don't Care.
- 2. [0,1,1] states should be tracked by system software to differentiate between the Hardware-Locked state and the Lock-Down state.


9.12.2 One-Time Programmable (OTP) Registers

The device contains seventeen 128-bit One-Time Programmable (OTP) Registers, and two 16-bit OTP Lock Registers, as shown in Figure 55, "2-Kbit OTP Registers" on page 93. OTP Lock Register 0 is used for locking OTP Register 0, and OTP Lock Register 1 is used for locking OTP Registers 1 through 16.

OTP Register 0 consists of two 64-bit segments: a lower segment that is pre-programmed with a unique 64-bit value and locked at the factory; and an upper segment that contains all "ones" and is user-programmable. OTP Registers 1 through 16 contain all "ones" and are user-programmable.



Figure 55. 2-Kbit OTP Registers



Each register contains OTP bits that can only be programmed from "one" to "zero" - register bits cannot be erased from "zero" back to "one". This feature makes the OTP registers particularly useful for implementing system-level security schemes, for permanently storing data, or for storing fixed system parameters.

OTP Lock Register bits "lock out" subsequent programming of the corresponding OTP register. Each OTP Register can be locked by programming its corresponding lock bit to zero. As long as an OTP register remains unlocked (i.e., its lock bit = 1), any of its remaining "one" bits can be programmed to "zero".

Caution:

Once an OTP Register is locked, it cannot be unlocked. Attempts to program a locked OTP Register will fail with error bits set.

To program any OTP bits, first issue the Program OTP Register setup command at any device address (see Table 41). Next, write the desired OTP Register data at the desired OTP Register address. OTP Register and OTP Lock Register programming is performed 16 bits at a time; only "zeros" within the data word affect any change to the OTP register bits.



Table 41. Program OTP Register Command Bus Cycles

Command	Setup Write	Cycle	Confirm Wri	Confirm Write Cycle
	Address Bus	Data Bus	Address Bus	Data Bus
Program OTP Register	Device Address	00C0h	OTP Register Address	Register Data

Attempting to program an OTP register outside of the OTP register space causes a program error (SR4 = 1). Attempting to program a locked OTP Register causes a program error and a lock error (SR4 = 1, SR1 = 1).


To read from any of the OTP registers, first issue the Read Device Information command. Then read from the desired OTP Register address offset. For additional details, refer to Section 9.5.3, "Read Device Information" on page 77.

9.12.3 Global Main-Array Protection

Global main-array protection can be implemented by controlling V_{PP} . When programming or erasing main-array or EFA blocks, V_{PP} must be equal to, or greater than, the lock-out voltage, V_{PPLK} . When V_{PP} is below V_{PPLK} , program or erase operations are inhibited, thus providing absolute protection of the main array.

Various methods exist for controlling V_{pp} , ranging from simple logic control to off-board voltage control. Figure 56 shows example V_{pp} supply connections that can be used to support program/ erase operations and main-array protection.

Figure 56. Example VPP Supply Connections





Appendix A Device Command Codes

A.1 Flash Command Codes

Table 42. Command Bus Operations (Sheet 1 of 2)

	Command	Code (Setup/ Confirm)	Description
g	Program Read Configuration Register		Issuing this command sequence programs the Read Configuration Register. The RCR value is placed on the address bus.
Registers	Program Enhanced Configuration Register	0060h/ 0004h	Issuing this command sequence programs the Enhanced Configuration Register. The ECR value is placed on the address bus.
	Program OTP Register	00C0h	Issuing this command programs the Protection Registers or the Lock Registers associated with them.
	Read Array	00FFh	Issuing this command places the addressed partition in Read Array mode. Subsequent reads outputs array data.
des	Read Status Register	0070h	Issuing this command places the addressed partition in Read Status mode. Subsequent reads outputs Status Register data.
Mod	Clear Status Register	0050h	Issuing this command clears all error bits in the Status Register.
Read Modes	Read Device Information	0090h	Issuing this command places the addressed partition in Read Device Information mode. Subsequent reads from specified address offsets outputs unique device information.
	CFI Query	0098h	Issuing this command places the addressed partition in CFI Query mode. Subsequent reads from specified address offsets outputs CFI data.
	Word Program	0041h	This command prepares the device for programming a single word into the flash array. On the next bus write cycle, the address and data are latched and written to the flash array. The addressed partition automatically switches to Read Status Register mode.
SU	Buffered Program	00E9h/ 00D0h	This command sequence initiates and executes a buffered programming operation. Additional bus write/read cycles are required between the setup and confirm commands to properly perform this operation. The addressed partition automatically switches to Read Status Register mode.
Program/Erase Operations	Buffered Enhanced Factory Program	0080h/ 00D0h	This command sequence initiates and executes a BEFP operation. Additional bus write/read cycles are required after the confirm command to properly perform the operation. The addressed partition automatically switches to Read Status Register mode.
ram/Era	Block Erase	0020h/ 00D0h	Issuing this command sequence erases the addressed block. The addressed partition automatically switches to Read Status mode.
Prog	Program/Erase Suspend	00B0h	Issuing this command to any device address <i>initiates</i> a suspend of a program or block-erase operation already in progress. SR6 = 1 indicates erase suspend, and SR2 = 1 indicates program suspend.
	Program/Erase Resume	00D0h	Issuing this command to any device address resumes a suspended program or block-erase operation. A program suspend nested within an erase suspend is resumed first.
	Blank Check	00BCh/ 00D0h	This command sequence initiates the blank check operation on a block.



Table 42. Command Bus Operations (Sheet 2 of 2)

	Command	Code (Setup/ Confirm)	Description
	Lock Block	0060h/ 0001h	Issuing this command sequence sets the lock bit of the addressed block.
Security	Unlock Block	0060h/ 00D0h	Issuing this command sequence clears the lock bit of the addressed block.
	Lock Down Block	0060h/ 002Fh	Issuing this command sequence locks down the addressed block.
	Read EFA	0094h	Issuing this command places the addressed partition in Read EFA mode. Subsequent reads outputs EFA data.
Array	Program EFA	0044h	This command prepares the device for programming a single word into the Extended Flash Array. On the next bus write cycle, the address and data are latched and written to the EFA. The addressed partition automatically switches to Read Status Register mode.
Flash Array	Erase EFA	0024h/ 00D0h	Issuing this command sequence erases the addressed block in the EFA. The addressed partition automatically switches to Read Status mode.
Extended	Lock EFA Block	0064h/ 0001h	Issuing this command sequence sets the lock bit of the addressed block in the EFA.
Ш 	Unlock EFA Block	0064h/ 00D0h	Issuing this command sequence clears the lock bit of the addressed block in the EFA.
	Lock Down EFA Block	0064h/ 002Fh	Issuing this command sequence locks down the addressed block in the EFA.



Appendix B Device ID Codes

The following table lists the Device ID codes for the Intel StrataFlash® Cellular Memory.

Table 43. Device ID codes

Density	Product	Device Identifier Code (Hex)
512 Mbit	Non-Mux	887E
512 MDIL	AD-Mux	8881
256 Mbitt	Non-Mux	8901
250 Mibili	AD-Mux	8904



Appendix C Flow Charts

Figure 57. Word Program for Main Array and EFA Flowchart






Figure 58. Program Suspend/Resume Flowchart






Figure 59. Buffered Program Flowchart






Figure 60. Buffered EFP Flowchart






Figure 61. Block Erase for Main Array and EFA Flowchart






Figure 62. Erase Suspend/Resume Flowchart






Figure 63. Main Array and EFA Block Lock Operations Flowchart






Figure 64. Protection Register Programming Flowchart







Figure 65. Blank Check Operation Flowchart





Appendix D Common Flash Interface

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the CFI Query command (see Section 9.5.4, "CFI Query" on page 78). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

D.2 Query Structure Output

The Query database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to Query data.

Query data are presented on the lowest-order data outputs (A/DQ_{7-0}) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two Query-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte (A/DQ_{7-0}) and 00h in the high byte (A/DQ_{15-8}) .

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of word-wide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs can be assumed to have 00h on the upper byte in this mode.

Table 44. Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII
Device Addresses	00010:	51	"Q"
Device Addresses	00011:	52	"R"



Table 45. Example of Query Structure Output of x16 Devices

	Word Address	ing:		Byte Addressi	ng:
Offset	Hex Code	Value	Offset	Hex Code	Value
$A_X - A_0$	D ₁₅	-D ₀	$A_X - A_0$	D ₇ -	-D ₀
00010h	0051	"Q"	00010h	51	"Q"
00011h	0052	"R"	00011h	52	"R"
00012h	0059	"Y"	00012h	59	"Y"
00013h	P_ID_{LO}	PrVendor	00013h	P_{LO}	PrVendor
00014h	P_ID_{HI}	ID#	00014h	P_ID_{LO}	ID#
00015h	P_{LO}	PrVendor	00015h	P_ID _{HI}	ID#
00016h	P_HI	TblAdr	00016h		
00017h	$A_{ID_{LO}}$	AltVendor	00017h		
00018h	$A_{ID_{HI}}$	ID#	00018h		

D.3 Block Status Register

The Block Status Register indicates whether an erase operation completed successfully or whether a given block is locked or can be accessed for flash program/erase operations.

Block Erase Status (BSR[1]) allows system software to determine the success of the last block erase operation. BSR[1] can be used just after power-up to verify that the VCC supply was not accidentally removed during an erase operation. Only issuing another operation to the block resets this bit. The Block Status Register is accessed from word address 02h within each block.

Table 46. Block Status Register

Offset	Length	Description	Add.	Value
(BA+2)h ⁽¹⁾	1	Block Lock Status Register	BA+2	00 or01
		BSR.0 Block lock status	BA+2	(bit 0): 0 or 1
		0 = Unlocked		
		1 = Locked		
		BSR.1 Block lock-down status	BA+2	(bit 1): 0 or 1
		0 = Not locked down		
		1 = Locked down		
		BSR.4 EFA Block lock status	BA+2	(bit 4): 0 or 1
		0 = Unlocked		
		1 = Locked		
		BSR.5 EFA Block lock-down status	BA+2	(bit 5): 0 or 1
		0 = Not locked down		
		1 = Locked down		
		BSR 2-3, 6-7: Reserved for future use	BA+2	(bit 2-3, 6-7):



D.4 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Table 47. CFI Identification

Offset	Length	Description	Add.	Hex Code	Value
10h	3	Query-unique ASCII string "QRY"	10:	51	"Q"
			11:	52	"R"
			12:	59	"Y"
13h	2	Primary vendor command set and control interface ID code.	13:	00	
		16-bit ID code for vendor-specified algorithms	14:	02	
15h	2	Extended Query Table primary algorithm address	15:	0A	
			16:	01	
17h	2	Alternate vendor command set and control interface ID code.	17:	00	
		0000h means no second vendor-specified algorithm exists	18:	00	
19h	2	Secondary algorithm Extended Query Table address.	19:	00	
		0000h means none exists	1A:	00	

Table 48. System Interface Information

04	1	December the se		Hex	
Offset	Length	Description	Add.	Code	Value
1Bh	1	V _{CC} logic supply minimum program/erase voltage	1B:	17	1.7V
		bits 0-3 BCD 100 mV			
		bits 4–7 BCD volts			
1Ch	1	V _{CC} logic supply maximum program/erase voltage	1C:	20	2.0V
		bits 0-3 BCD 100 mV			
		bits 4–7 BCD volts			
1Dh	1	V _{PP} [programming] supply minimum program/erase voltage	1D:	85	8.5V
		bits 0-3 BCD 100 mV			
		bits 4–7 HEX volts			
1Eh	1	V _{PP} [programming] supply maximum program/erase voltage	1E:	95	9.5V
		bits 0-3 BCD 100 mV			
		bits 4–7 HEX volts			
1Fh	1	"n" such that typical single word program time-out = 2 ⁿ μ-sec	1F:	06	64µs
20h	1	"n" such that typical full buffer write time-out = $2^n \mu$ -sec	20:	0B	2048µs
21h	1	"n" such that typical block erase time-out = 2 ⁿ m-sec	21:	0A	1s
22h	1	"n" such that typical full chip erase time-out = 2" m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = 2 ⁿ times typical	23:	02	256µs
24h	1	"n" such that maximum buffer write time-out = 2" times typical	24:	02	8192µs
25h	1	"n" such that maximum block erase time-out = 2 ⁿ times typical	25:	02	4s
26h	1	"n" such that maximum chip erase time-out = 2 ⁿ times typical	26:	00	NA



D.5 Device Geometry Definition

Table 49. Device Geometry Definition

Offset	Length					Desc	ription				Code	
27h	1	"n" such	n that de	vice size	e = 2 ⁿ in	number	of bytes			27:	See tal	ble below
		"n" such		1 specif	ies the b			sents the	flash device width			
		7	6	5	4	3	2	1	0			
28h	2	_	_	_	_	x64	x32	x16	x8	28:	01	x16
		15	14	13	12	11	10	9	8			
		_		-	-	_	_	_	_	29:	00	
2Ah	2	"n" such	n that ma	aximum	number	of bytes	in write	buffer = 2	1	2A:	0A	1024
2Ch	1					(x) withir				2B: 2C:	00	
		2. x s mo	pecifies re contig	the num guous sa	ber of dame-size	evice req e erase b	gions wit blocks.	erases in b h one or blocking re			See tal	ble belo
2Dh	4	bits 0-	-	y+1 = n	umber o	of identic		rase block z x 256 by		2D: 2E: 2F: 30:	See tal	ble belo
31h	4	Reserve	ed for fut	ture eras	se block	region i	nformation	on		31: 32: 33: 34:	See tal	ole belo
35h	4	Reserve	ed for fut	ture eras	se block	region i	nformatio	on		35: 36: 37: 38:	See tal	ole belo

Figure 66. Device Geometry Definition (Continued)

Address	256	Mbit	512	Mbit
	–B	–T	−B	–T
27:	19		1A	
28:	01		01	
29:	00		00	
2A:	0A		0A	
2B:	00		00	
2C:	01		01	
2D:	7F		FF	
2E:	00		00	
2F:	00		00	
30:	04		04	



D.6 Intel-Specific Extended Query Table

Table 50. Primary Vendor-Specific Extended Query

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+0)h	3	Primary extended query table	10A	50	"P"
(P+1)h		Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	" "
(P+3)h	1	Major version number, ASCII	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	34	"4"
				E6 (non-Mux)	
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	66 (AD-Mux)	
(P+6)h		bits 10–31 are reserved; undefined bits are "0." If bit 31 is	110:	07	
(P+7)h		"1" then another 31 bit field of Optional features follows at	111:	00	
(P+8)h		the end of the bit–30 field.	112:	00	
, ,		bit 0 Chip erase supported		bit 0 = 0	No
		bit 1 Suspend erase supported		bit 1 = 1	Yes
		bit 2 Suspend program supported		bit 2 = 1	Yes
		bit 3 Legacy lock/unlock supported		bit 3 = 0	No
		bit 4 Queued erase supported		bit 4 = 0	No
		bit 5 Instant individual block locking supported		bit 5 = 1	Yes
		bit 6 OTP bits supported		bit 6 = 1	Yes
		bit 7 Pagemode read supported		bit 7 = 0	No (AD-Mux) Yes
					(Non-Mux)
		bit 8 Synchronous read supported		bit 8 = 1	Yes
		bit 9 Simultaneous operations supported		bit 9 = 1	Yes
		bit 10 Extended Flash Array Blocks supported		bit 10 = 1	Yes
		bit 30 CFI Link(s) to follow		bit 30 = 0	No
		bit 31 Another "Optional Features" field to follow		bit 31 = 0	No
(P+9)h	1	Supported functions after suspend: read Array, Status, Query	113:	01	140
(1 13)11	'	Other supported operations are:	113.	01	
		bits 1–7 reserved: undefined bits are "0"			
		bit 0 Program supported after erase suspend		bit 0 = 1	Yes
(P+A)h	2	Block lock status register mask	114:	33	100
(P+B)h	_	bits 2-3, 6-15 are Reserved; undefined bits are "0"	115:	00	
(וו(טיו)		bit 0 Block Lock-Bit Status register active	113.	bit 0 = 1	Yes
		bit 1 Block Lock-Down Bit Status active		bit 0 = 1 bit 1 = 1	Yes
		bit 4 EFA Block Lock-Bit Status register active		bit 4 = 1	Yes
		bit 5 EFA Block Lock-Down Bit Status active			
(P+C)h	1		116:	bit 5 = 1 18	Yes 1.8V
(P+C)II	1	V _{CC} logic supply highest performance program/erase voltage	116:	18	1.87
		bits 0–3 BCD value in 100 mV			
(D + D)k	4	bits 4–7 BCD value in volts	447	00	0.0)/
(P+D)h	1	V _{PP} optimum program/erase supply voltage	117:	90	9.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 HEX value in volts			



Table 51. OTP Register Information

P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of OTP register fields in JEDEC ID space. "00h," indicates that 256 OTP fields are available	118:	02	2
(P+F)h	4	OTP Field 1: OTP Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user programmable. Bits 0–15 point to the OTP register Lock byte, the section's first byte. The following bytes are factory pre-programmed and user-programmable. bits 0–7 = Lock/bytes Jedec-plane physical low address bits 8–15 = Lock/bytes Jedec-plane physical high address bits 16–23 = "n" such that 2" = factory pre-programmed bytes bits 24–31 = "n" such that 2" = user programmable bytes	11C:	03	8 byte
(P+13)h (P+14)h (P+15)h (P+16)h (P+17)h (P+18)h (P+19)h (P+1A)h (P+1B)h	10	OTP Field 2: OTP Description Bits 0–31 point to the OTP register physical Lock-word address in the Jedecplane. Following bytes are factory or user-programmable. bits 32–39 = "n" ∈ n = factory pgm'd groups (low byte) bits 40–47 = "n" ∈ n = factory pgm'd groups (high byte) bits 48–55 = "n" \ 2n = factory programmable bytes/group bits 56–63 = "n" ∈ n = user pgm'd groups (low byte) bits 64–71 = "n" ∈ n = user pgm'd groups (high byte)	11D: 11E: 11F: 120: 121: 122: 123: 124: 125:	89 00 00 00 00 00 10 00	89h 00h 00h 00h 0 0 0 0
(P+1C)h		bits 72–79 = "n" ∈ 2 ⁿ = user programmable bytes/group	126:	04	16

Table 52. Burst Read Information

Offset ⁽¹⁾	Length	Description	_	Hex	•
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+1D)h	1	Page Mode Read capability	127:		
		bits 0–7 = "n" such that 2 ⁿ HEX value represents the number of			
		read-page bytes. See offset 28h for device word width to			
		determine page-mode data output width. 00h indicates no		05 (Non-Mux)	32-byte (Non-Mux)
		read page buffer.		00 (AD-Mux)	0 (AD-Mux)
(P+1E)h	1	Number of synchronous mode read configuration fields that follow. 00h indicates	128:	03	3
		no burst capability.			
(P+1F)h	1	Synchronous mode read capability configuration 1	129:	02	8
		Bits 3–7 = Reserved			
		bits 0–2 "n" such that 2 ⁿ⁺¹ HEX value represents the			
		maximum number of continuous synchronous reads when			
		the device is configured for its maximum word width. A value			
		of 07h indicates that the device is capable of continuous			
		linear bursts that will output data until the internal burst			
		counter reaches the end of the device's burstable address			
		space. This field's 3-bit value can be written directly to the			
		Read Configuration Register bits 0–2 if the device is			
		configured for its maximum word width. See offset 28h for			
		word width to determine the burst data output width.			
(P+20)h	1	Synchronous mode read capability configuration 2	12A:	03	16
(P+21)h	1	Synchronous mode read capability configuration 3	12B:	07	Cont



Table 53. Partition and Erase Block Information

Offs	set ⁽¹⁾		See	table b	elow
P = '	10Ah	Description		Add	Iress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardware-partition regions within the device.	1	12C:	12C:
		x = 0: a single hardware partition device (no fields follow).			
		x specifies the number of device partition regions containing			
(P+22)h	(P+22)h	one or more contiguous erase block regions.			

Table 54. Partition Region 1 Information

(P+23)h	, ,	Data size of this Parition Region Information field	2	12D:	12D
(P+24)h	(P+24)h	(# addressable locations, including this field)		12E	12E
(P+25)h	(P+25)h	Number of identical partitions w ithin the partition region	2	12F:	12F:
(P+26)h	(P+26)h			130:	130:
(P+27)h	(P+27)h	Number of program or erase operations allow ed in a partition	1	131:	131:
		bits 0-3 = number of simultaneous Program operations			
		bits 4-7 = number of simultaneous Erase operations			
(P+28)h	(P+28)h	Simultaneous program or erase operations allow ed in other partitions w hile a	1	132:	132:
, ,	, ,	partition in this region is in Program mode			
		bits 0-3 = number of simultaneous Program operations			
		bits 4-7 = number of simultaneous Erase operations			
(P+29)h	(P+29)h	Simultaneous program or erase operations allow ed in other partitions w hile a	1	133:	133:
		partition in this region is in Erase mode			
		bits 0-3 = number of simultaneous Program operations			
		bits 4-7 = number of simultaneous Erase operations			
(P+2A)h	(P+2A)h	Types of erase block regions in this Partition Region.	1	134:	134:
		x = 0 = no erase blocking; the Partition Region erases in bulk			
		x = number of erase block regions w / contiguous same-size			
		erase blocks. Symmetrically blocked partitions have one			
		blocking region. Partition size = (Type 1 blocks)x(Type 1			
		block sizes) + (Type 2 blocks)x(Type 2 block sizes) + +			
		(Type n blocks)x(Type n block sizes)			
(P+2B)h	(P+2B)h	Partition Region 1 Erase Block Type 1 Information	4	135:	135:
(P+2C)h	(P+2C)h	bits 0-15 = y, y+1 = # identical-size erase blks in a partition		136:	136:
(P+2D)h	(P+2D)h	bits 16-31 = z, region erase block(s) size are z x 256 bytes		137:	137:
(P+2E)h	(P+2E)h			138:	138:
(P+2F)h	(P+2F)h	Partition 1 (Erase Block Type 1)	2	139:	139:
(P+30)h	(P+30)h	Block erase cycles x 1000		13A:	13A:
(P+31)h	(P+31)h	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13B:	13B:
		bits 0-3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5-7 = reserve for future use			
(P+32)h	(P+32)h	Partition 1 (erase block Type 1) page mode and synchronous mode capabilities	1	13C:	13C:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host w rites permitted (1=yes, 0=no)			
		bits 3-7 = reserved for future use			
		Partition Region 1 (Erase Block Type 1) Programming Region Information	6		
(P+33)h	(P+33)h	bits 0-7 = x, 2^x = Programming Region aligned size (bytes)		13D:	13D:
(P+34)h	(P+34)h	bits 8-14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		13E:	13E:
(P+35)h	(P+35)h	bits 16-23 = y = Control Mode valid size in bytes		13F:	13F:
(P+36)h	(P+36)h	bits 24-31 = Reserved		140:	140:
(P+37)h	(P+37)h	bits 32-39 = z = Control Mode invalid size in bytes		141:	141:
(P+38)h	(P+38)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		142:	142:
(1 100/11	(1.00)11	bits 40 40 - Reserved, bit 47 - Legacy mash operation (ignore 25.10 & 58.52)		174.	144.



Table 55. Extended Flash Array Partition and Erase Block Information

Offs	et ⁽¹⁾		See	table b	elow
0)	Description		Add	ress
Bottom	Top	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardware-partition regions within the device.	1	143:	143:
		x = 0: a single hardware partition device (no fields follow).			
		x specifies the number of device partition regions containing			
(P+39)h	(P+39)h	one or more contiguous erase block regions.			

Figure 67. Extended Flash Array Partition Region 1 Information

(P+3A)h	(P+3A)h	Data size of this Parition Region Information field	2	144:	144
(P+3B)h	(P+3B)h	(# addressable locations, including this field)		145	145
(P+3C)h		Number of identical partitions within the partition region	2	146:	146:
(P+3D)h	(P+3D)h			147:	147:
(P+3E)h	(P+3E)h	Number of program or erase operations allowed in a partition	1	148:	148:
		bits 0–3 = number of simultaneous Program operations			
		bits 4–7 = number of simultaneous Erase operations			
(D : 0E)	(D : 05)	O'continue and the state of the	1	4.40	440
(P+3F)h	(P+3F)n	Simultaneous program or erase operations allowed in other partitions while a	'	149:	149:
		partition in this region is in Program mode bits 0–3 = number of simultaneous Program operations			
		bits 4–7 = number of simultaneous Frogram operations bits 4–7 = number of simultaneous Erase operations			
(P+40)h	(D±40)b	Simultaneous program or erase operations allowed in other partitions while a	1	14A:	14A:
(F +40)II	(F+40)II	partition in this region is in Erase mode	l '	14/4.	14/1.
		bits 0–3 = number of simultaneous Program operations			
		bits 4–7 = number of simultaneous Frase operations			
(P+41)h	(P+41)h	Types of erase block regions in this Partition Region.	1	14B:	14B:
(1 1 1 1) 1 1	(1 - 1 1)	x = 0 = no erase blocking; the Partition Region erases in bulk		5.	
		x = number of erase block regions w/ contiguous same-size			
		erase blocks. Symmetrically blocked partitions have one			
		blocking region. Partition size = (Type 1 blocks)x(Type 1			
		block sizes) + (Type 2 blocks)x(Type 2 block sizes) ++			
		(Type n blocks)x(Type n block sizes)			
(P+42)h	(P+42)h	EFA Partition Region Erase Block Type 1 Information	4	14C:	14C:
(P+43)h	(P+43)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		14D:	14D:
(P+44)h	(P+44)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		14E:	14E:
(P+45)h	(P+45)h			14F:	14F:
(P+46)h		EFA (Erase block Type 1)	2	150:	150:
(P+47)h	(P+47)h	Block erase cycles x 1000		151:	151:
(P+48)h	(P+48)h	EFA (erase block Type 1) bits per cell; internal EDAC	1	152:	152:
		bits 0–3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
(D : 40) l-	(D : 40)	bits 5–7 = reserve for future use	_	450	450
(P+49)h	(P+49)n	EFA (erase block Type 1) pagemode and synchronous mode capabilities as	1	153:	153:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no) bit 2 = synchronous host writes permitted (1=yes, 0=no)	l		
		bits 3–7 = reserved for future use			
		EFA (Erase Block Type 1) Programming Region Information	4		
(P+4A)h	(P+4A)h	bits 0–7 = y, 2 ^x y = Programming Region aligned size (bytes)		154:	154:
(P+4B)h	(P+4B)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)	l	155:	155:
(P+4C)h	(P+4C)h	bits 16–23 = y = Control Mode valid size in bytes		156:	156:
(P+4D)h	(P+4D)h	bits 24-31 = Reserved		157:	157:
(P+4E)h	(P+4E)h	bits 32-39 = z = Control Mode invalid size in bytes		158:	158:
(P+4F)h	(P+4F)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		159:	159:
<u> /</u>	, , , ,				



Table 56. Partition and Erase Block Region Information

Address	256 Mbit		512 M	bit
7.00.00	<u>-</u> В	-T	–В	_T
12C:	01		01	
12D:	16		16	
12E:	00		00	
12F:	08		08	
130:	00		00	
131:	11		11	
132:	00		00	
133:	00		00	
134:	01		01	
135:	0F		1F	
136:	00		00	
137:	00		00	
138:	04		04	
139:	64		64	
13A:	00		00	
13B:	12		12	
13C:	02 (AD-Mux)		02 (AD-Mux)	
	03 (Non-Mux)		03 (Non-Mux)	
13D:	0A		0A	
13E:	00		00	
13F:	10		10	
140:	00		00	
141:	10		10	
142:	00		00	
143:	01		01	
144:	16		16	
145:	00		00	
146:	01		01	
147:	00		00	
148:	11		11	
149:	00		00	
14A:	00		00	
14B:	01		01	
14C:	03		03	
14D:	00		00	
14E:	20		20	
14F:	00		00	
150:	64		64	
151:	00		00	
152:	01		01	
153:	02 (AD-Mux)		02 (AD-Mux)	
	03 (Non-Mux)		03 (Non-Mux)	
154:	00		00	
155:	80		80	
156:	00		00	
157:	00		00	
158:	00		00	
159:	80		80	



Appendix E Next State Table

Table 57 through Table 62 show the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, Read CFI, Read EFA or Read Status Register) until a new command changes it. The next state does not depend on the partition's output state.

Table 57. Next State Table (Sheet 1 of 6)

					Commai	nd Input	to Chip a	nd resu	Iting Chi	p Next St	ate				
Curre	ent Chip State ⁽⁸⁾	Read Array ⁽³⁾	Read EFA	Word Program (4.5.12)	Program EFA	Write to Buffered Program (BP)	Erase Setup	EFA Block Erase Setup	Buffered Enhanced Factory Pgm Setup (4,12)	BE Confirm, Blank Check Confirm P/E Resume, ULB Confirm	BP / Prg / Erase Suspend	Read Status	Clear Status Register ⁽⁶⁾		
		(FFH)	(94H)	(41H)	(44h)	(E9H)	(20H)	(24H)	(80H)	(D0H)	(B0H)	(70H)	(50H)		
	Ready	Rea	ady	Program Setup	EFA Program Setup	BP Setup	Erase Setup	EFA Block Erase Setup	BEFP Setup		Ready	y			
Lo	ck/RCR/ECR Setup				Ready (Lock	Error [Botch])			Ready (Unlock Block)	Ready (I	Lock Error [B	otch])		
Loc	ck EFA Block Setup		Ready (Lock Error [Botch]) OTP Busy Ready (Unlock Block)								Lock Error [B	otch])			
	Setup						0.								
OTP	Busy IS in OTP Busy	OTP	Busy	IS in OTP Busy	IS in OTP Busy	OTP Busy	0.	IS in OTP Busy			OTP Bu	sy			
	Setup							rogram Busy							
	Busy	Progran	n Busy	Blegal State (IS) in pgm Program Busy Blegal State(IS) in pgm busy Bu		Program Busy			gram Busy						
Word Program	Illegal state (IS) in pgm busy	Word Program Busy													
(or) EFA Word Program	Suspend	Program	Suspend	IS in pgm	suspend	Program Suspend	IS	in pgm suspe	end	Program Busy	Word Program Suspend		Program Suspend (Error bits		
	Illegal state (IS) in pgm Suspend	Word Program Suspend													
	Setup		BPLoad 1												
	BP Load 1 (10)					BP Lo	ad 2 if w ord	count >0, els	e BP confirm						
BP	BP Load 2 (10)				BPC	onfirm if data	load in progra	am buffer is o	complete, ELS	E BP load 2					
	BP Confirm					ror [Botch])	_			BP Busy					
	BP Busy Illegal state in BP busy	BP E	Busy	IS in BI	Pbusy	BP Busy		IS in BP busy P busy	/	BP Busy	BP Suspend	BP	Busy		
	BP Suspend	BP Su:	spend	llegal state		BP Suspend		ate (IS) in BP	suspend	BP Busy	BP Susp	pend	BP Suspend (Error bits cleared)		
	llegal state in BP Suspend						BP	Suspend							
	Setup			I Illa and a tark		ror [Botch])				Erase Busy	Read	y (Error [Boto	:h])		
	Busy	Erase	Busy	lllegal state (Bu	(IS) in Erase sy	Erase Busy		ate (IS) in Era	ase Busy	Erase Busy	Erase Suspend	Erase	Busy		
Erase	Illegal state(IS) in Erase Busy			Word			Ela	ise busy							
(or) EFA Block Erase	Suspend	Erase S	uspend	Word Program Setup in Erase Suspend	EFA Word Program in Erase Suspend	BP Setup in Erase Suspend	IS in	n Erase Susp	end	Erase Busy	Erase Su	spend	Erase Suspend (Error bits cleared)		
	Illegal state in Erase Suspend						Eras	e Suspend							



Table 58. Next State Table (Sheet 2 of 6)

					Comma	nd Input	to Chip a	nd resu	lting Chi	p Next St	ate					
Curre	ent Chip State ⁽⁸⁾	Read Array ⁽³⁾	Read EFA	Word Program (4.5.12)	Program EFA	Write to Buffered Program (BP)	Erase Setup	EFA Block Erase Setup	Buffered Enhanced Factory Pgm Setup (4,12)	BE Confirm, Blank Check Confirm P/E Resume, ULB Confirm	BP / Prg / Erase Suspend	Read Status	Clear Status Register			
	1	(FFH)	(94H)	(41H)	(44h)	(E9H)	(20H)	(24H)	(H08)	(D0H)	(B0H)	(70H)	(50H)			
	Setup						ord Program B	usy in Erase	Suspend							
Word Program in Erase Suspend (or) EFA Word Program in Erase Suspend	Busy	Word Pgm I Si		IS in pgm busy in ers sus Word Pgm Busy in Ers Sus				gm busy in e	rs sus	Word Pgm Busy in Ers Sus	Word Program Suspend in Erase Suspend Sus					
	Illegal state(IS) in Pgm busy in Erase Suspend		Word Program Busy in Erase Suspend													
	Suspend	Word Progra in Erase		IS in pgm su	ıs in ers sus	Word Program Suspend in Erase Suspend	IS in pgm sus in ers sus			Word Pgm Busy in Ers Sus	Word Program Suspend in Erase Suspend suspend		Word Program Suspend erase suspend (Error bit			
	Illegal State in Word Program Suspend in Erase Suspend		Word Program Suspend in Erase Suspend													
	Setup		BP Load 1													
	BP Load 1 (10)	BP Load 2 if w ord count >1, else BP confirm														
	BP Load 2 (10)	BP Confirm if data load in program buffer is complete, ELSE BP load 2														
DD: 5	BP Confirm	BP Busy in								Erase Suspe	end (Error [Botch BP])					
BP in Erase Suspend	BP Busy	BP Busy Susp		IS in BP bus	y in ers sus	BP Busy in Erase Suspend	llegal state	(IS) in BP bu	ısy in Erase	BP Busy in Erase Suspend	BP Suspend in BP Busy in Er Erase Suspend Suspend					
	Illegal State(IS) in BP Busy in Erase Suspen	BP Busy in Erase Suspend														
	BP Suspend	BP Susper Susp		IS in BP su	s in Ers sus	BP Suspend in Erase Suspend	IS in	BP sus in Er	s sus	BP Busy in Erase Suspend	BP Suspend in Erase Suspend		BP Suspe in Erase Suspend (Error bit cleared			
	Illegal state (IS) in BP Suspend in Erase Suspend					•	BP Suspend	in Erase Sus	spend							
Lock/RCR/E	ECR/Lock EFA Block Setup in Erase Suspend	Erase Erase Suspend (Lock Error [Botch]) Suspend (Unlock Bik)									Erase Suspe	Erase Suspend (Lock Error [Botch])				
	Setup				Ready (Er	ror [Botch])				Blank Check Busy	Ready	(Error [Boto	:h])			
Blank Check	Blank Check Busy	Blank Ch	Blank Check Busy IS in Blank Check Busy Blank Check Busy													
	Illegal state in Blank Check Busy						Blank	Check Busy		•						
Buffered Enhanced	Setup				Ready (Er	ror [Botch])				BEFP Loading Data	Ready	(Error [Boto	:h])			
Factory Program	BEFP Busy															



Table 59. Next State Table (Sheet 3 of 6)

				-	Comman	d Input to	Chin aı	nd result	ina Chir	Next S	tate				
Cur	Current Chip State ⁽⁸⁾		Lock, Unlock, Lock- down, RCR/ECR setup (5)	Lock, Unlock, Lock-dow n Lock EFA Blocks setup	Blank Check ⁽⁵⁾	OTP Setup	Lock Block Confirm ⁽⁹⁾	Lock-Dow n Block Confirm ⁽⁹⁾	Write RCR/ECR Confirm ⁽⁹⁾	Block Address (≠WA0)	illegal Cmds or BEFP Data	WSM Operation Completes			
		(90H, 98H)	(60H)	(64H)	(BCH)	(C0H)	(01H)	(2FH)	(03H,04H)	(XXXXH)	(all other codes)				
	Ready	Ready	V CR Setup Block setup Block setup Block setup Ready N/A Re					Ready							
	Lock/RCR/ECR Setup	Ready (Lock Error [Botch])			Ready (Lock Error [Botch])	Ready (Lock Block)	Ready (Lock Down Blk)	Ready (Set CR)	N/A	Ready (Lock Error [Botch])	N/A				
	Lock EFA Block Setup	Ready (Lock Error [Botch])			Ready (Lock Error [Botch])	Ready (Lock Block)	Ready (Lock Dow n Blk)	Ready (Lock Error [Botch])	N/A	Ready (Lock Error [Botch])					
	Setup			Busy			OTP E		[=====]	N/A	OTP Busy				
OTP	Busy IS in OTP Busy	OTP Busy IS in OTP Busy					OTP Busy	OTP Busy			,	Ready			
	Setup		Word Pro	gram Busy			Word Prog	ram Busy		N/A	Word Program Busy	N/A			
	Busy	Word Program Busy	Illegal State	e (IS) in w ord	pgm busy	IS in Word Pgm Busy		Word Program Busy			Word Program Busy	Ready			
Word Program	llegal state in pgm busy					Wo	rd Program B	usy							
(or) EFA Word Program	Suspend	Word Program Suspend	IS	in pgm suspe	nd	IS in Word Program Suspend	Word Program Suspend			N/A	Word Program Suspend				
	Illegal state (IS) in pgm Suspend	Word Program Suspend													
	Setup	BP Load 1													
	BP Load 1	BPLoad 2 if w ord count>0, else BP Confirm													
ВР	BP Load 2		BP Con	firm if data lo	ad in prograr	m buffer is co	buffer is complete, else BP load 2 Ready (Error [Botch]) complete, else BP load								
	BP Confirm BP Busy	BP Busy		ror [Botch]) IS in BP busy	,	IS in BP Busy		Read BP Busy	y (Error [Bo	tch]) N/A	BP Busy				
	Illegal state in BP busy	א מוט וט	1	in DE DUSY		10 III DF BUSY	BP busy	א החים וים		IVA	עטש ום	Ready			
	BP Suspend	BP Suspend	lllegal sta	ate (IS) in BP	suspend	IS in BP suspend		BP suspend		N/A	BPsuspend	N/A			
	Illegal state in BP Suspend			us pend			Boody (Free		3P suspend	N/A	Deady (Error (Det-1-1)				
	Setup Bus v	Erase		ror [Botch]) ate (IS) in Era	ea Buev	IS in Erase	Ready (Erro	Erase Busy		N/A N/A	Ready (Error [Botch]) Erase Busy				
	Illegal state in Erase Busy	Busy	-	e Busy	Duay	Busy		,	Erase Busy	IV/A	Li doc buoy	Ready			
Erase (or) EFA Block Erase	Suspend	Erase Suspend	Lock/RCR/E	_ ·	Erase Suspend	IS in Erase Suspend	E	rase Suspend		N/A	Erase Suspend	N/A			



Table 60. Next State Table (Sheet 4 of 6)

				(om m an	d Input t	o Chip a	nd result	ing Chi _l	Next S	tate		
Cui	Current Chip State ⁽⁸⁾		Lock, Unlock, Lock- down, RCR/ECR setup (5)	Lock, Unlock, Lock-dow n Lock EFA Blocks setup	Blank Check ⁽⁵⁾ (BCH)	OTP Setup	Lock Block Confirm ⁽⁹⁾	Lock-Down Block Confirm (9)	RCR/ECR (±WA0)		Illegal Cmds or BEFP Data (2) (all other codes)	W SM Operation Completes	
	Setup	98H) Word	. ,	sy in Erase S	, ,	` ′	, ,	in Erase Sus	, ,	N/A	Word Program Busy in	N/A	
Word	Busy	Word Pgm Busy in Ers Sus	Illegal Sta	te in Word Pg rase Suspen	m Busy in	IS in Word Program Busy in Erase Suspend	· ·	ogram Busy i Suspend	-	N/A	Erase Suspend Word Program Busy in Erase Suspend	Erase Suspend	
Program in Erase Suspend	Illegal state in Pgm busy in Erase Suspend	W ord	Program Bus	sy in Erase S	uspend	Word	Program Busy	in Erase Sus	pend	N/A	Word Program Busy in Erase Suspend	IS in Era	
(or) EFA Word Program in Erase Suspend	Suspend	Word Program Suspend in Erase Suspend	IS in Word P	rogram Susp Suspend	end in Erase	IS in Word Program Suspend in Erase Suspend	Word Prog	Word Program Suspend in Erase Suspend			Word Program Suspend in Erase Suspend	Сиорони	
	llegal State in Word Program Suspend in Erase Suspend	Word P	rogram Susp	end in Erase	Suspend	W ord Pr	Word Program Suspend in Erase Suspend N/A Word Program Suspend in Erase Suspend						
	Setup	load [N-1	1]}; If N=0 (w	spend {Give ord count =1 >0 go to BP L) go to BP	BP Load 1							
	BP Load 1	BP Load 2	2 in Erase Su	spend (Give	data load)		ВР	Load 2 if w o	rd count>1,	else BP Conf	firm		
	BP Load 2	BP Confir		uspend w he BP load 2	n count=0,	BP Confi	rm if data load complete, els	d in program bee BP load 2	ouffer is	Erase Suspend (Error [Botch BP])	BP Confirm in Erase Suspend w hen N=0, ELSE BP load 2		
	BP Confirm					Erase Suspend (Error [Botch BP])							
BP in Erase Suspend	BP Busy	BP Busy in Erase Suspend	llegal state (IS) in BP busy in Erase sus			IS in B P B usy in Erase Suspend	BP Busy in Erase Suspend			N/A	BP Busy in Erase Suspend	Erase Suspen	
	Illegal State in BP Busy in Erase Suspen		BP Busy in E	rase Suspen	d	BP Busy in Erase Suspend							
	BPSuspend	BP Suspend in Erase Suspend	IS in	IS in BP sus in Ers sus			BP Suspend in Erase Suspend			N/A	BP Suspend in Erase Suspend	Susper	
	Illegal state in BP Suspend in Erase Suspend	ВІ	P Suspend in	Erase Susp	end	BF	Suspend in I	Frase Suspen	d	N/A	BP Suspend in Erase Suspend	N/A	
Lock/RCR/ECR Setup in Erase Suspend		Eras	e Suspend (Lock Error [B	otch])	Erase Suspend (Error [Botch])	Erase Suspend (Lock Blk)	Erase Suspend (Lock Dow n Blk)	Erase Suspend (Set CR)	N/A	Erase Suspend (Lock Error [Botch])	N/A	
	Setup	_	Ready (Er	ror [Botch])			Ready (Err	or [Botch])		N/A	Ready (Error [Botch])		
lank Check	Blank Check Busy	Blank Check Busy	IS in	Blank Check	Busy	IS in Blank Check Busy N/A Blank Check Busy						Ready	
	Illegal state in Blank Check Busy				Blank C	heck Busy				N/A	Blank Check Busy		
Buffered Enhanced	Setup		Ready (Er	ror [Botch])				Read	y (Error [Bo	tc h])		N/A	
Factory Program Mode	BEFP Busy	given ma	tches addre:	fy Busy (if BI ss given on E ds treated as	EFP Setup		ches addres:	Busy (if Bloo given on BE s treated as d	FP Setup	Ready	BEFP Busy	Ready	



Table 61. Next State Table (Sheet 5 of 6)

			Comman	d Input to	Chip and	resulting	Output N	lux Next St	ate		
Read Array ⁽³⁾	Read EFA	Word Program Setup (4,5,12)	EFA Word Program	BP Setup	Erase Setup (4,5,12)	EFA Block Erase Setup	Buffered Enhanced Factory Pgm Setup (4,12)	BE Confirm, Blank Check Confirm, P/E Resume, ULB Confirm ⁽⁹⁾	Program/ Erase Suspend	Read Status	Clear Status Register ⁽⁶⁾
(FFH)	(94H)	(41H)	(44h)	(E9H)	(20H)	(24H)	(80H)	(D0H)	(B0H)	(70H)	(50H)
	Status Read										
				Outp	ut MUX	does no	t change)			
Read Array	Read EFA	Status	Read	See Note 13	S	tatus Rea	ad	Status Read Output mux does not change.	Output mux does not change.	Status Read	Output mux does no change
	(FFH)	Array (3) Read EFA (FFH) (94H) Read Read Read	Read Array (5) Read EFA Word Program Setup (4.5.12) (FFH) (94H) (41H)	Read Array (3) Read EFA Word Program Setup (4,5,12) (FFH) (94H) (41H) (44h)	Read Array (3) Read EFA Program Setup (4.5.12) Program (4.5.12) (FFH) (94H) (41H) (44h) (E9H) Outp	Read Array (3) Read EFA Program Setup (4.5.12) Read (FFH) (94H) (41H) (44h) (E9H) (20H) Status Read Read Read Status Read See Setup Program Read Read Read Status Read See Setup Read See See Setup Read See Setup Read See See Setup Read Read Read Read Status Read See See Setup Read See See Setup Read Read Read Read Status Read See See Setup Read Read Read Read Status Read See See Setup Read Read Read Read Status Read See See See See See See See See See Se	Read Array (3) Read EFA Program Setup (4.5.12) Read (5.5.2) EFA Block Frase Setup (4.5.12) (FFH) (94H) (41H) (44h) (E9H) (20H) (24H) Status Read Output MUX does no Read Read Read Status Read See Status Read Read Read Read Read Status Read See Status Read Read Read Read Read Read Read Read	Read Array (3) Read EFA Program Setup (4.5.12) Read (4.5.12) Read (4.5.12) Read (5.5.12) Read (6.5.12) Read (6.5.1	Read Array (3) Read EFA Program Read EFA Word Array (3) Read EFA Read EFA Read EFA Read Array (4,5,12) Read EFA Word Program (4,5,12) EFA Word Program (4,5,12) EFA Word Program (4,5,12) EFA Block Erase Setup EFA Block Erase Setup Erase Erase Setup Erase Erase Setup Erase Erase Setup Erase Erase Erase Eras	Read Array Read R	Read Array (9) Read EFA Word Program Setup (4.5,12) EFA Word (4.5,12) EFA Block Erase Setup (4.5,12) Read (4.5,12)



Table 62. **Next State Table (Sheet 6 of 6)**

			Co	mmand I	nput to C	hip and re	esulting (Output N	lux Next	State	
Current chip state	Read ID/Query	Lock, Unlock, Lock- dow n, RCR/ECR setup (5)	Lock, Unlock, Lock-dow n Lock EFA Blocks setup	Blank Check ⁽⁵⁾	OTP Setup	Lock Block Confirm ⁽⁹⁾	Lock-Dow n Block Confirm ⁽⁹⁾	Write RCR/ECR Confirm ⁽⁹⁾	Block Address (WA0)	Illegal Cmds or BEFP Data	WSM Operation Completes
	(90H, 98H)	(60H)	(64H)	(BCH)	(C0H)	(01H)	(2FH)	(03H,04H)	(FFFFH)	(all other codes)	
BEFP Setup, BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, BP Confirm, Word Pgm Setup, Word Pgm Setup in Erase Susp, BP Confirm in Erase Suspend Blank Check Setup, Blank Check Setup, Blank Order Bym Setup in Erase Susp EFA Word Pgm Setup, EFA Block Erase Setup, EFA Block Suspend		Status Read									
Lock/RCR/ECR Setup, Lock/RCR/ECR Setup in Erase Susp			St	tatus R	ead			Array Read	St	atus Read	Output mux does
EFA Block Lock Setup, EFA Block Lock Setup in Erase Susp											not change
BP Setup, Load 1, Load 2 BP Setup, Load1, Load 2 - in Erase Susp.				0	utput Ml	JX will n	ot chan	ge			onange
BP Busy BP Busy in Erase Suspend Ready, Word Program Busy, BP Busy, Erase Busy, Word Pgm Suspend, BP Suspend, Erase Suspend, Word Pgm Busy in Erase Suspend, BP Suspend in Erase Suspend	ID/ Query Read		Status	Read		Output mux does not change.		Array Read	Output mux does not change.		
OTP Busy	Status Read										

NOTES:

- 1. The "Partition Data When Read" field shows what the user will read from the flash chip after issuing the appropriate command given the Partition Address is not changed from the address given during the command. "Read-while-write" functionality gives more flexibility in data output from the device. The data read from the chip depends on the Partition Address applied to the device; Each partition is placed into one of 3 possible output states during commands: Read Array, Read Status or Read ID/CFI, depending on the command given to the chip; This partition's output state is retained until a new command is given to the chip at that Partition Address; For example, this allows the user to set partition #1's output state to Read Array, and partition #4's output state to Read Status; Every time the partition address is changed to partition #4 (without issuing a new command), the Status will be read from the chip.
- 2. "Illegal commands" include commands outside of the allowed command set (allowed commands: 41H[pgm], 20H [erase], etc.)
- 3. If a "Read Array" is attempted from a busy partition, the result will be "indeterminate" data. The key point is that the output mux for that partition will be pointing to the "array", but "indeterminate" data will be output. When the user returns to this partition address some time in the future, the output mux will be in the "Read Array" state from its last visit. "Read ID" and "Read Query" commands do the exact same thing in the device. The ID and Query data are located at different locations in the address map.

 4. 1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will occur.
- 5. The 2nd cycle of the following 2 cycle commands will be ignored by the user interface: Program Setup, Erase Setup, OTP Setup, Lock/Unlock/Lock-down/RCR/ECR Setup and Blank Check when issued in an "illegal condition". Illegal conditions are such as "pgm setup while busy", "erase setup while busy", etc.
 6. The Clear Status command only clears the error bits in the status register if the device is not in these modes: WSM running
- (Pgm Busy, Erase Busy, OTP Busy, BEFP modes);
- 7. BEFP writes are only allowed when the status register bit #0 = 0, or else the data is ignored.

Intel StrataFlash® Cellular Memory



- 8. The "current state" is that of the "chip" and not of the "partition"; each partition "remembers" which output (Array, ID/CFI or Status) it was last pointed to on the last instruction to the "chip", but the next state of the chip does not depend on where the partition's output mux is presently pointing to.
- 9. Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the operation and then move to the Ready State.
- 10. Buffered programming will botch when a different block address (as compared to address given with E8 command) is written during the BP Load1 and BP Load2 states
- 11. WAO refers to the block address latched during the first write cycle of the current operation
- 12. All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will not be parsed separately; that is, the second cycle of an erase command issued in program suspend will NOT resume the program operation.
- 13. For M18 108 MHz, output mux changes to Read Status; For M18 133 MHz, output mux does not change.



Appendix F Additional Information

Order Number	Document/Tool
AP-822	Designing with Intel StrataFlash [®] Wireless Memory and Pre-enabling Intel StrataFlash [®] Cellular Memory
AP-816	Effect of Program Buffer Size on System Interrupt Latency
AP-841	Intel StrataFlash [®] Cellular Memory (M18 SCSP) to ARM [®] PrimeCell TM Design Guide

- Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.
- 2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and
- 3. For the most current information on Intel flash products, visit our website at http:// developer.intel.com/design/flash/.



Appendix G Ordering Information

Figure 68 provides the device part number decoder and Table 63 provides the available combinations. For combinations not listed, please contact your local Intel sales office.

Figure 68. M18 Flash memory part number decoder






Table 63. Package Ordering Information

I/O Voltage	Flash Component	RAM Component		Package		– Part Order Number	
(V)	Density in Mbit and Family	Density in Mbit and Type	Size (mm)	Ball Type	Туре	Fart Order Number	
Non-Mux	, x16C						
1.8	256 Non-Mux	64 PSRAM	8 x 11 x 1.2	x16C 107-ball	Lead-Free	PF38F4050M0Y0C0	
1.8	512 Non-Mux	64 PSRAM	8 x 11 x 1.2	x16C 107-ball	Lead-Free	PF38F5050M0Y0C0	
1.8	512 Non-Mux	128 PSRAM	8 x 11 x 1.2	x16C 107-ball	Lead-Free	PF38F5060M0Y0C0	
1.8	512 + 512 Non-Mux	128 + 128 PSRAM	8 x 11 x 1.4	x16C 107-ball	Lead-Free	PF38F5566MMY0C0	
Non-Mux	, x16D						
1.8	512 Non-Mux	128 LPSDRAM	9 x 11 x 1.2	x16D 105-ball	Lead-Free	PF38F5060M0Y0B0	
1.8	512 Non-Mux	256 LPSDRAM	9 x 11 x 1.2	x16D 105-ball	Lead-Free	PF38F5070M0Y0B0	
1.8	512 + 512 Non-Mux	N/A	8 x 10 x 1.4	x16D 105-ball	Lead-Free	PF48F5500M0Y0B0	
Mux, x16	D				•		
1.8	512 + 512 Mux	N/A	8 x 10 x 1.4	x16D 105-ball	Lead-Free	PF48F5500M0Y1B0	

Note: To order any of the parts listed above and to obtain a datasheet for the M18 SCSP parts, please contact your local Intel sales office.

Intel StrataFlash® Cellular Memory

