

October 2001 Revised October 2001

NC7WB126

TinyLogic™ Low Voltage UHS Dual SPST Wide Bandwidth Normally Open Analog Switch

General Description

The NC7WB126 is an ultra high-speed (UHS) dual singlepole/single-throw (SPST) analog switch or 2-bit bus switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance over a broad $V_{\mbox{\footnotesize{CC}}}$ range. The device is specified to operate over the 2V to 5.5V $V_{\mbox{\footnotesize{CC}}}$ operating range. The device is organized as a dual switch with independent CMOS compatible switch enable (OE) controls. When OE is HIGH, the switch is ON and Port A is connected to Port B. When OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports. The enable inputs tolerate voltages up to 5.5V independent of the V_{CC} operating range.


Features

- Useful in both analog and digital applications
- Space saving US8 surface mount package
- Typical 7.2 Ω On Resistance @ 5V V_{CC}
- Broad V_{CC} operating range: 2V to 5.5V
- Rail-to-rail signal handling
- Power down high impedance control inputs
- Control inputs are overvoltage tolerant
- Control inputs are CMOS compatible
- >326 MHz -3dB bandwidth
- Improved package replacement for the P15A126


Ordering Code:

Order Number	Number Top Mark		Package Description	Supplied As	
NC7WB126K8X	MAB08A	WB26	8-Lead US8, 0.7mm x 3.1mm x 2.0mm	3K Units on Tape and Reel	

Logic Symbol



Analog Symbol




Pin Descriptions

Pin Names	Description
A	Switch Port A
В	Switch Port B
OE	Control Input

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams



Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Function Table

	Switch Enable Input (OE)	Function
	L	Disconnect
	Н	B Connected to A
Н	= HIGH Logic Level L = L	OW Logic Level

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 3)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Switch Voltage (V_S) -0.5 V to $\text{V}_{\text{CC}} + 0.5 \text{V}$ -0.5V to +7.0VDC Input Voltage (V_{IN}) (Note 2)

DC Input Diode Current

@ $(I_{IK}) V_{IN} < 0V$ -50 mA DC Switch Output Current (I_{OUT}) ±128 mA DC V_{CC} or Ground Current (I_{CC}/I_{GND}) ±100 mA $-65^{\circ}C$ to $+150^{\circ}C$

Storage Temperature Range (T_{STG}) Junction Lead Temperature

under Bias (T_J) +150°C

Junction Lead Temperature (T_L) (Soldering, 10 Seconds)

Power Dissipation (PD) @ +85°C

SC70-6

Supply Voltage (V_{CC}) 2V to 5.5V Control Input Voltage (V_{IN}) 0V to 5.5V Switch Input Voltage (V_{IN}) 0V to V_{CC} Switch Output Voltage (V_{OUT}) 0V to V_{CC} -40°C to +85°C Operating Temperature (T_A) Input Rise and Fall Time (t_r, t_f)

Control Input $V_{CC} = 1.65V-2.7V$ 0 ns/V to 20 ns/V Control Input $V_{CC} = 3.0V - 3.6V$ 0 ns/V to 10 ns/V Control Input $V_{CC} = 4.5V-5.5V$ 0 ns/V to 5 ns/V Thermal Resistance (θ_{JA}) 250°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = +25°C		T _A = -40°C to +85°C		Units	Conditions		
Cymbol	i diametei	(V)	Min	Тур	Max	Min	Max	Onics	Conditions	
	Analog Signal Range	V _{CC}	0		V _{CC}	0	V _{CC}	V		
V _{IH}	HIGH Level Input Voltage	2 - 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level Input Voltage	2 - 5.5			0.3 V _{CC}		0.3 V _{CC}	V		
I _{IN}	Input Leakage Current	0 - 5.5	-200		200			nA	$0 \le V_{IN} \le 5.5V$	
I _{OFF}	Switch OFF Leakage Current	2 - 5.5	-200		200			nA	0 ≤ A, B ≤ V _{CC}	
R _{ON}	Switch On Resistance	4.5		7.2	10		12	Ω	$V_1 = 2.5V$, $I_0 = -30 \text{ mA}$	
	(Note 4)	3.0		14	18		22	52	V _I = 1.5V, I _O = 24 mA	
I _{CC}	Quiescent Supply Current	5.5	5.5			1		10	μА	$V_{IN} = V_{CC}$ or GND
	All Channels ON or OFF	5.5					10	μΑ	I _{OUT} = 0	
ΔR_{ON}	On Resistance Match 4.5			0.2					$I_0 = -30 \text{ mA}, V_1 = 3.15$	
	Between Channels	3.0		0.2				Ω	$I_0 = -24 \text{ mA}, V_1 = 2.1$	
	(Note 4)(Note 7)									
R _{flat}	On Resistance Flatness	4.5		2.72			6		$I_O = -30 \text{ mA}, \ 0 \le V_I \le V_{CC}$	
	(Note 4)(Note 5)(Note 6)	3.0		8			17.5		$I_O = -24 \text{ mA}, \ 0 \le V_I \le V_{CC}$	

+260°C

250 mW

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins

Note 5: Guaranteed by design.

Note 6: Flatness is defined as the difference between the minimum and maximum value of On Resistance over the specified range of conditions.

Note 7: $\Delta R_{ON} = R_{ON} \text{ max} - R_{ON} \text{ min measured at identical } V_{CC}$, temperature and voltage levels

AC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			35°C	Units	Conditions	Figure
Symbol	Farameter	(V) Min Typ		Max	Units	Conditions	Number	
t _{PZL} , t _{PZH}	Output Enable Time	4.5 - 5.5			75		V _I = 0V for t _{PZH}	F:
	Turn on Time	3.0 - 3.6			25	ns	$V_I = 2 \times V_{CC}$ for t_{PZL}	Figures 2, 1
							$C_L = 50 \text{ pF}, R_U = R_D = 500\Omega$,
t_{PLZ}, t_{PHZ}	Output Disable Time	4.5 - 5.5			7		$V_I = 0V$ for t_{PHZ}	F:
	Turn Off Time	3.0 - 3.6			12	ns	$V_I = 2 \times V_{CC}$ for t_{PLZ}	Figures 2, 1
							$C_L = 50 \text{ pF}, R_U = R_D = 500\Omega$,
Q	Charge Injection (Note 8)	2 - 5.5			10	рC	$C_L = 1.0 \text{ nF}, V_{GEN} = 0V,$	Figure 3
							$R_{GEN} = 0 \Omega$, $f = 1 MHz$	
OIRR	Off Isolation (Note 9)	2 - 5.5		-43		dB	$R_L = 50 \Omega, C_L = 5 pF,$	Figure 4
							f = 10 MHz	
Xtalk	Crosstalk	2 - 5.5		-43		dB	$R_L = 50 \Omega$, $C_L = 5 pF$,	Figure 5
							f = 10 MHz	
BW	-3dB Bandwidth	2 - 5.5		>326		MHz	$R_L = 50 \Omega$	Figure 8
THD	Total Harmonic Distortion						$R_L = 600\Omega$	
	(Note 8)	5		0.02		%	0.5 V _{P-P}	
							f = 600 Hz to 20 KHz	

Note 8: Guaranteed by design.

Note 9: Off Isolation = 20 log₁₀ [V_A/V_{Bn}]


Capacitance

Symbol	Symbol Parameter		Max	Units	Conditions	Figures
C _{IN}	Control Pin Input Capacitance	2.5		pF	$V_{CC} = 0V$	
C _{I/O} (OFF)	Switch Port Off Capacitance	5.5		pF	V _{CC} = 5.0V	Figure 6
C _{I/O} (ON)	Switch Port Capacitance when Switch is Enabled	13		pF	V _{CC} = 5.0V	Figure 7

AC Loading and Waveforms From Output Under Test Input driven by 50Ω source terminated in 50Ω C_L includes load and stray capacitance. Input PRR = 1.0 MHz; $t_w = 500 \text{ ns}$ FIGURE 1. AC Test Circuit t_r=2.5 ns→ 50% 90% SWITCH 50% INPUT SWITCH OUTPUT $t_{\rm PZH}$ V_{0H}−0.3V 50% FIGURE 2. AC Waveforms OFF __∆V_{OUT} $Q = (\Delta V_{OUT})(C_L)$ FIGURE 3. Charge Injection Test

Analyzer

AC Loading and Waveforms (Continued) Signal Generator OdBm FIGURE 4. Off Isolation Capacitance Meter F= 1MHZ Capacitance Meter F= 1MHZ Capacitance Meter F= 1MHZ Capacitance Meter F= 1MHZ






FIGURE 6. Channel Off Capacitance

FIGURE 7. Channel On Capacitance






FIGURE 8. Bandwidth


Tape and Reel Specification TAPE FORMAT Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Sealed Empty K8X Filled Sealed Carrier 250 Trailer (Hub End) 75 (typ) Empty Sealed TAPE DIMENSIONS inches (millimeters) 2.00 4.00 - ø1.50 TYP 3.50±0.05 8.00 +0.30 -0.10 -1.00±0.25 TYP **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X DETAIL X W1 W2 W3 Tape В С D Size 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 8 mm (W1 + 2.00/-1.00)(177.8)(13.00)(20.20)(8.40 + 1.50 / -0.00)(14.40)


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







DETAIL A

NOTES:

- A. DIMENSIONS ARE IN MILLIMETERS.
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- C. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

D. JEDEC REGISTRATION PLANNED, PACKAGE DESCRIPTION MAY CHANGE ACCORDINGLY

MAB08ARev1

8-Lead US8, 0.7mm x 3.1 mm x 2.0 mm Package Number MA08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com