


## Description

The GMM7408110BS/SG is an 8M x 40 bits Dynamic RAM MODULE which is assembled 20 pieces of 4M x 4 bit EDO DRAMs in 24 (26) pin SOJ package on both side the printed circuit board with decoupling capacitors. The GMM7408110BS/SG is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size. The GMM7408110BS/SG provides common data inputs and Extended Data outputs.

### • GMM7408110BS/SG (Both Side)



## Features

- 72 pins Single In-Line Package
  - GMM7408110BS : Solder plating
  - GMM7408110BSG : Gold plating
- Extended Data Out (EDO) Mode Capability
- Single Power Supply
- Fast Access Time & Cycle Time

(Unit: ns)


|                   | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>HPC</sub> |
|-------------------|------------------|------------------|-----------------|------------------|
| GMM7408110BS/SG-6 | 60               | 15               | 104             | 25               |
| GMM7408110BS/SG-7 | 70               | 18               | 124             | 30               |
| GMM7408110BS/SG-8 | 80               | 20               | 144             | 35               |

- Low Power
  - Active : 6,160/5,610/5,060mW (MAX)
  - Standby : 110mW (CMOS level : MAX)
- $\overline{\text{RAS}}$  Only Refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 2048 Refresh Cycles/32ms

## Pin Configuration (Top View)

| Pin | Symbol          | Pin | Symbol                 | Pin | Symbol                    | Pin | Symbol           |
|-----|-----------------|-----|------------------------|-----|---------------------------|-----|------------------|
| 1   | V <sub>SS</sub> | 19  | $\overline{\text{OE}}$ | 37  | DQ <sub>19</sub>          | 55  | DQ <sub>28</sub> |
| 2   | DQ <sub>0</sub> | 20  | DQ <sub>8</sub>        | 38  | DQ <sub>20</sub>          | 56  | DQ <sub>29</sub> |
| 3   | DQ <sub>1</sub> | 21  | DQ <sub>9</sub>        | 39  | V <sub>SS</sub>           | 57  | DQ <sub>30</sub> |
| 4   | DQ <sub>2</sub> | 22  | DQ <sub>10</sub>       | 40  | $\overline{\text{CAS}}_0$ | 58  | DQ <sub>31</sub> |
| 5   | DQ <sub>3</sub> | 23  | DQ <sub>11</sub>       | 41  | A <sub>10</sub>           | 59  | V <sub>CC</sub>  |
| 6   | DQ <sub>4</sub> | 24  | DQ <sub>12</sub>       | 42  | NC                        | 60  | DQ <sub>32</sub> |
| 7   | DQ <sub>5</sub> | 25  | DQ <sub>13</sub>       | 43  | $\overline{\text{CAS}}_1$ | 61  | DQ <sub>33</sub> |
| 8   | DQ <sub>6</sub> | 26  | DQ <sub>14</sub>       | 44  | $\overline{\text{RAS}}_0$ | 62  | DQ <sub>34</sub> |
| 9   | DQ <sub>7</sub> | 27  | DQ <sub>15</sub>       | 45  | $\overline{\text{RAS}}_1$ | 63  | DQ <sub>35</sub> |
| 10  | V <sub>CC</sub> | 28  | A <sub>7</sub>         | 46  | DQ <sub>21</sub>          | 64  | DQ <sub>36</sub> |
| 11  | PD <sub>5</sub> | 29  | DQ <sub>16</sub>       | 47  | $\overline{\text{WE}}$    | 65  | DQ <sub>37</sub> |
| 12  | A <sub>0</sub>  | 30  | V <sub>CC</sub>        | 48  | V <sub>SS</sub>           | 66  | DQ <sub>38</sub> |
| 13  | A <sub>1</sub>  | 31  | A <sub>8</sub>         | 49  | DQ <sub>22</sub>          | 67  | PD <sub>1</sub>  |
| 14  | A <sub>2</sub>  | 32  | A <sub>9</sub>         | 50  | DQ <sub>23</sub>          | 68  | PD <sub>2</sub>  |
| 15  | A <sub>3</sub>  | 33  | NC                     | 51  | DQ <sub>24</sub>          | 69  | PD <sub>3</sub>  |
| 16  | A <sub>4</sub>  | 34  | NC                     | 52  | DQ <sub>25</sub>          | 70  | PD <sub>4</sub>  |
| 17  | A <sub>5</sub>  | 35  | DQ <sub>17</sub>       | 53  | DQ <sub>26</sub>          | 71  | DQ <sub>39</sub> |
| 18  | A <sub>6</sub>  | 36  | DQ <sub>18</sub>       | 54  | DQ <sub>27</sub>          | 72  | V <sub>SS</sub>  |

**Block Diagram**




**Pin Description**

| Pin                                              | Function              | Pin                    | Function        |
|--------------------------------------------------|-----------------------|------------------------|-----------------|
| A0-A10                                           | Address Inputs        | PD1-PD5                | Presence Detect |
| DQ0-DQ39                                         | Data Input/Output     | $\overline{\text{OE}}$ | Output Enable   |
| $\overline{\text{RAS0}}, \overline{\text{RAS1}}$ | Row Address Strobe    | $V_{\text{CC}}$        | Power (+5V)     |
| $\overline{\text{CAS0}}, \overline{\text{CAS1}}$ | Column Address Strobe | $V_{\text{SS}}$        | Ground          |
| $\overline{\text{WE}}$                           | Read/Write Enable     | NC                     | No Connection   |

**Presence Detect Pins (Optional)**

| Pin | 60ns            | 70ns            | 80ns            |
|-----|-----------------|-----------------|-----------------|
| PD1 | NC              | NC              | NC              |
| PD2 | $V_{\text{SS}}$ | $V_{\text{SS}}$ | $V_{\text{SS}}$ |
| PD3 | NC              | $V_{\text{SS}}$ | NC              |
| PD4 | NC              | NC              | $V_{\text{SS}}$ |
| PD5 | $V_{\text{SS}}$ | $V_{\text{SS}}$ | $V_{\text{SS}}$ |

**Absolute Maximum Ratings\***

| Symbol                         | Parameter                                      | Rating     | Unit |
|--------------------------------|------------------------------------------------|------------|------|
| $T_A$                          | Ambient Temperature under Bias                 | 0 ~ 70     | °C   |
| $T_{\text{STG}}$               | Storage Temperature (Plastic)                  | -55 ~ 125  | °C   |
| $V_{\text{IN}}/V_{\text{OUT}}$ | Voltage on any Pin Relative to $V_{\text{SS}}$ | -1.0 ~ 7.0 | V    |
| $V_{\text{CC}}$                | Power Supply Voltage                           | -1.0 ~ 7.0 | V    |
| $I_{\text{OUT}}$               | Short Circuit Output Current                   | 50         | mA   |
| $P_D$                          | Power Dissipation                              | 20         | W    |

\*Note: 1. Stress greater than above "Absolute Maximum Ratings" may cause permanent damage to the device.

**Recommended DC Operating Conditions ( $T_A = 0 \sim 70^\circ\text{C}$ )**

| Symbol          | Parameter          | Min  | Typ | Max | Unit | Note |
|-----------------|--------------------|------|-----|-----|------|------|
| $V_{\text{CC}}$ | Supply Voltage     | 4.5  | 5.0 | 5.5 | V    | 1    |
| $V_{\text{IH}}$ | Input High Voltage | 2.4  | -   | 6.5 | V    | 1    |
| $V_{\text{IL}}$ | Input Low Voltage  | -1.0 | -   | 0.8 | V    | 1    |

\*Note: 1. All voltages referenced to  $V_{\text{SS}}$ .



**DC Electrical Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0 \sim 70^\circ C$ )

| Symbol    | Parameter                                                                                                                                                                               | Min   | Max      | Unit    | Note       |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|---------|------------|
| $V_{OH}$  | Output Level<br>Output "H" Level Voltage ( $I_{OUT} = -5mA$ )                                                                                                                           | 2.4   | $V_{CC}$ | V       |            |
| $V_{OL}$  | Output Level<br>Output "L" Level Voltage ( $I_{OUT} = 4.2mA$ )                                                                                                                          | 0     | 0.4      | V       |            |
| $I_{CC1}$ | Operating Current<br>Average Power Supply Operating Current<br>( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling: $t_{RC} = t_{RC \min}$ )                                        | 60 ns | -        | 1120    | mA<br>1, 2 |
|           |                                                                                                                                                                                         | 70 ns | -        | 1020    |            |
|           |                                                                                                                                                                                         | 80 ns | -        | 920     |            |
| $I_{CC2}$ | Standby Current (TTL)<br>Power Supply Standby Current<br>( $\overline{RAS}$ , $\overline{CAS} = V_{IH}$ )                                                                               | -     | 40       | mA      |            |
| $I_{CC3}$ | $\overline{RAS}$ Only Refresh Current<br>Average Power Supply Current<br>$\overline{RAS}$ Only Mode<br>( $\overline{RAS}$ Cycling, $\overline{CAS} = V_{IH}$ , $t_{RC} = t_{RC \min}$ ) | 60 ns | -        | 1120    | mA<br>2    |
|           |                                                                                                                                                                                         | 70 ns | -        | 1020    |            |
|           |                                                                                                                                                                                         | 80 ns | -        | 920     |            |
| $I_{CC4}$ | Extended Data Out Mode Current<br>Average Power Supply Current<br>EDO Page Mode<br>( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ , Address Cycling: $t_{RDC} = t_{RDC \min}$ )         | 60 ns | -        | 1120    | mA<br>1, 3 |
|           |                                                                                                                                                                                         | 70 ns | -        | 1020    |            |
|           |                                                                                                                                                                                         | 80 ns | -        | 920     |            |
| $I_{CC5}$ | Standby Current (CMOS)<br>Power Supply Standby Current<br>( $\overline{RAS}$ , $\overline{CAS} \geq V_{CC} - 0.2V$ )                                                                    | -     | 20       | mA      |            |
| $I_{CC6}$ | $\overline{CAS}$ before $\overline{RAS}$ Refresh Current<br>( $t_{RC} = t_{RC \min}$ )                                                                                                  | 60 ns | -        | 1120    | mA         |
|           |                                                                                                                                                                                         | 70 ns | -        | 1020    |            |
|           |                                                                                                                                                                                         | 80 ns | -        | 920     |            |
| $I_{CC7}$ | Standby Current $\overline{RAS} = V_{IH}$<br>$\overline{CAS} = V_{IL}$<br>$D_{OUT} = \text{Enable}$                                                                                     | -     | 100      | mA      | 1          |
| $I_{IL}$  | Input Leakage Current<br>Any Input ( $0V \leq V_{IN} \leq 7V$ )<br>All Other Pins Not Under Test = 0V                                                                                   | -200  | 200      | $\mu A$ |            |
| $I_{OL}$  | Output Leakage Current<br>( $D_{OUT}$ is Disabled, $0V \leq V_{OUT} \leq 7V$ )                                                                                                          | -20   | 20       | $\mu A$ |            |

Note: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC(max)}$  is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

**Capacitance** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^\circ C$ ,  $f = 1MHz$ )

| Symbol   | Parameter                                                   | Min | Max | Unit | Note |
|----------|-------------------------------------------------------------|-----|-----|------|------|
| $C_{I1}$ | Input Capacitance (A0~A10)                                  | -   | 120 | pF   | 1    |
| $C_{I2}$ | Input Capacitance ( $\overline{WE}$ )                       | -   | 150 | pF   | 1, 2 |
| $C_{I3}$ | Input Capacitance ( $\overline{RAS0}$ , $\overline{RAS1}$ ) | -   | 85  | pF   | 1, 2 |
| $C_{I4}$ | Input Capacitance ( $\overline{CAS0}$ , $\overline{CAS1}$ ) | -   | 85  | pF   | 1, 2 |
| $C_{I0}$ | I/O Capacitance (DQ0~DQ39)                                  | -   | 25  | pF   | 1, 2 |

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable Dour.

**AC Electrical Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0 \sim 70^\circ C$ , Notes 1, 15)

The GMM7408110BS/SG writes data only in early write cycle ( $twcs \geq twcs(min)$ ).

Delayed write cycle is not available because of I/O common.

**Read, Write and Refresh Cycle (Common Parameters)**

| Symbol    | Parameter                                           | GMM7408210<br>BS/SG-60 |        | GMM7408210<br>BS/SG-70 |        | GMM7408210<br>BS/SG-80 |        | Unit | Note |
|-----------|-----------------------------------------------------|------------------------|--------|------------------------|--------|------------------------|--------|------|------|
|           |                                                     | Min                    | Max    | Min                    | Max    | Min                    | Max    |      |      |
| $t_{RC}$  | Random Read or Write Cycle Time                     | 104                    | -      | 124                    | -      | 144                    | -      | ns   |      |
| $t_{RP}$  | $\overline{RAS}$ Precharge Time                     | 40                     | -      | 50                     | -      | 60                     | -      | ns   |      |
| $t_{CP}$  | $\overline{CAS}$ Precharge Time                     | 10                     | -      | 13                     | -      | 15                     | -      | ns   |      |
| $t_{RAS}$ | $\overline{RAS}$ Pulse Width                        | 60                     | 10,000 | 70                     | 10,000 | 80                     | 10,000 | ns   |      |
| $t_{CAS}$ | $\overline{CAS}$ Pulse Width                        | 10                     | 10,000 | 13                     | 10,000 | 15                     | 10,000 | ns   |      |
| $t_{ASR}$ | Row Address Setup Time                              | 0                      | -      | 0                      | -      | 0                      | -      | ns   |      |
| $t_{RAH}$ | Row Address Hold Time                               | 10                     | -      | 10                     | -      | 10                     | -      | ns   |      |
| $t_{ASC}$ | Column Address Setup Time                           | 0                      | -      | 0                      | -      | 0                      | -      | ns   |      |
| $t_{CAH}$ | Column Address Hold Time                            | 10                     | -      | 13                     | -      | 15                     | -      | ns   |      |
| $t_{RCD}$ | $\overline{RAS}$ to $\overline{CAS}$ Delay Time     | 20                     | 45     | 20                     | 52     | 20                     | 60     | ns   | 9    |
| $t_{RAD}$ | $\overline{RAS}$ to Column Address Delay Time       | 15                     | 30     | 15                     | 35     | 15                     | 40     | ns   | 10   |
| $t_{RSH}$ | $\overline{RAS}$ Hold Time                          | 15                     | -      | 18                     | -      | 20                     | -      | ns   |      |
| $t_{CSH}$ | $\overline{CAS}$ Hold Time                          | 48                     | -      | 58                     | -      | 68                     | -      | ns   |      |
| $t_{CRP}$ | $\overline{CAS}$ to $\overline{RAS}$ Precharge Time | 5                      | -      | 5                      | -      | 5                      | -      | ns   |      |
| $t_{ODD}$ | $\overline{OE}$ to $D_{IN}$ Delay Time              | 15                     | -      | 18                     | -      | 20                     | -      | ns   |      |
| $t_{DZO}$ | $\overline{OE}$ Delay Time from $D_{IN}$            | 0                      | -      | 0                      | -      | 0                      | -      | ns   |      |
| $t_{DZC}$ | $\overline{CAS}$ Setup Time from $D_{IN}$           | 0                      | -      | 0                      | -      | 0                      | -      | ns   |      |
| $t_T$     | Transition Time (Rise and Fall)                     | 2                      | 50     | 2                      | 50     | 2                      | 50     | ns   | 8    |
| $t_{REF}$ | Refresh Period                                      | -                      | 64     | -                      | 64     | -                      | 64     | ms   |      |



## Read Cycle

| Symbol           | Parameter                                                     | GMM7408210<br>BS/SG-6 |     | GMM7408210<br>BS/SG-7 |     | GMM7408210<br>BS/SG-8 |     | Unit | Note  |
|------------------|---------------------------------------------------------------|-----------------------|-----|-----------------------|-----|-----------------------|-----|------|-------|
|                  |                                                               | Min                   | Max | Min                   | Max | Min                   | Max |      |       |
| t <sub>RAC</sub> | Access Time from $\overline{\text{RAS}}$                      | -                     | 60  | -                     | 70  | -                     | 80  | ns   | 2, 3  |
| t <sub>CAC</sub> | Access Time from $\overline{\text{CAS}}$                      | -                     | 15  | -                     | 18  | -                     | 20  | ns   | 3, 4  |
| t <sub>AA</sub>  | Access Time from Column Address                               | -                     | 30  | -                     | 35  | -                     | 40  | ns   | 3, 5  |
| t <sub>OAC</sub> | Access Time from $\overline{\text{OE}}$                       | -                     | 15  | -                     | 18  | -                     | 20  | ns   | 3     |
| t <sub>RCS</sub> | Read Command Setup Time                                       | 0                     | -   | 0                     | -   | 0                     | -   | ns   |       |
| t <sub>RCH</sub> | Read Command Hold Time to $\overline{\text{CAS}}$             | 0                     | -   | 0                     | -   | 0                     | -   | ns   | 6     |
| t <sub>RRH</sub> | Read Command Hold Time to $\overline{\text{RAS}}$             | 0                     | -   | 0                     | -   | 0                     | -   | ns   | 6     |
| t <sub>RAL</sub> | Column Address to $\overline{\text{RAS}}$ Lead Time           | 30                    | -   | 35                    | -   | 40                    | -   | ns   |       |
| t <sub>CLZ</sub> | $\overline{\text{CAS}}$ to Output in low-Z                    | 0                     | -   | 0                     | -   | 0                     | -   | ns   |       |
| t <sub>OH</sub>  | Output Data Hold Time                                         | 3                     | -   | 3                     | -   | 3                     | -   | ns   |       |
| t <sub>OH0</sub> | Output Data Hold Time from $\overline{\text{OE}}$             | 3                     | -   | 3                     | -   | 3                     | -   | ns   |       |
| t <sub>OEZ</sub> | Output Buffer Turn-off Time to $\overline{\text{OE}}$         | -                     | 15  | -                     | 15  | -                     | 15  | ns   | 7     |
| t <sub>OFF</sub> | Output Buffer Turn-off Time                                   | -                     | 15  | -                     | 15  | -                     | 15  | ns   | 7     |
| t <sub>CDD</sub> | $\overline{\text{CAS}}$ to $\overline{\text{DIN}}$ Delay Time | 15                    | -   | 18                    | -   | 20                    | -   | ns   |       |
| t <sub>CAL</sub> | Column Address to $\overline{\text{CAS}}$ Lead Time           | 18                    | -   | 23                    | -   | 28                    | -   | ns   |       |
| t <sub>OFR</sub> | Output Buffer Turn-off Time to $\overline{\text{RAS}}$        | -                     | 15  | -                     | 15  | -                     | 15  | ns   | 7, 16 |

## Write Cycle

| Symbol           | Parameter                                          | GMM7408210<br>BS/SG-6 |     | GMM7408210<br>BS/SG-7 |     | GMM7408210<br>BS/SG-8 |     | Unit | Note |
|------------------|----------------------------------------------------|-----------------------|-----|-----------------------|-----|-----------------------|-----|------|------|
|                  |                                                    | Min                   | Max | Min                   | Max | Min                   | Max |      |      |
| t <sub>WCS</sub> | Write Command Setup Time                           | 0                     | -   | 0                     | -   | 0                     | -   | ns   | 11   |
| t <sub>WCH</sub> | Write Command Hold Time                            | 10                    | -   | 13                    | -   | 15                    | -   | ns   |      |
| t <sub>WP</sub>  | Write Command Pulse Width                          | 10                    | -   | 10                    | -   | 10                    | -   | ns   |      |
| t <sub>RWL</sub> | Write Command to $\overline{\text{RAS}}$ Lead Time | 10                    | -   | 13                    | -   | 15                    | -   | ns   |      |
| t <sub>CWL</sub> | Write Command to $\overline{\text{CAS}}$ Lead Time | 10                    | -   | 13                    | -   | 15                    | -   | ns   |      |
| t <sub>DS</sub>  | Data-in Setup Time                                 | 0                     | -   | 0                     | -   | 0                     | -   | ns   | 12   |
| t <sub>DH</sub>  | Data-in Hold Time                                  | 10                    | -   | 13                    | -   | 15                    | -   | ns   | 12   |

## Refresh Cycle

| Symbol           | Parameter                                                                                                        | GMM7408210<br>BS/SG-60 |     | GMM7408210<br>BS/SG-70 |     | GMM7408210<br>BS/SG-80 |     | Unit | Note |
|------------------|------------------------------------------------------------------------------------------------------------------|------------------------|-----|------------------------|-----|------------------------|-----|------|------|
|                  |                                                                                                                  | Min                    | Max | Min                    | Max | Min                    | Max |      |      |
| t <sub>CSR</sub> | $\overline{\text{CAS}}$ Set-up Time<br>( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle) | 5                      | -   | 5                      | -   | 5                      | -   | ns   |      |
| t <sub>CHR</sub> | $\overline{\text{CAS}}$ Hold Time<br>( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)   | 10                     | -   | 10                     | -   | 10                     | -   | ns   |      |
| t <sub>RPC</sub> | $\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time                                           | 0                      | -   | 0                      | -   | 0                      | -   | ns   |      |
| t <sub>WRP</sub> | $\overline{\text{WE}}$ Set-up Time<br>( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)  | 0                      | -   | 0                      | -   | 0                      | -   | ns   |      |
| t <sub>WRH</sub> | $\overline{\text{WE}}$ Hold Time<br>( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)    | 10                     | -   | 10                     | -   | 10                     | -   | ns   |      |

## Extended Data Out (EDO) Mode Cycle


| Symbol            | Parameter                                                                | GMM7408210<br>BS/SG-6 |         | GMM7408210<br>BS/SG-7 |         | GMM7408210<br>BS/SG-8 |         | Unit | Note |
|-------------------|--------------------------------------------------------------------------|-----------------------|---------|-----------------------|---------|-----------------------|---------|------|------|
|                   |                                                                          | Min                   | Max     | Min                   | Max     | Min                   | Max     |      |      |
| t <sub>HPC</sub>  | EDO Mode Cycle Time                                                      | 25                    | -       | 30                    | -       | 35                    | -       | ns   |      |
| t <sub>CP</sub>   | EDO Mode $\overline{\text{CAS}}$ Precharge Time                          | 10                    | -       | 13                    | -       | 15                    | -       | ns   |      |
| t <sub>RASP</sub> | EDO Mode $\overline{\text{RAS}}$ Pulse Width                             | -                     | 100,000 | -                     | 100,000 | -                     | 100,000 | ns   | 13   |
| t <sub>ACP</sub>  | Access Time from $\overline{\text{CAS}}$ Precharge                       | -                     | 35      | -                     | 40      | -                     | 45      | ns   | 3,14 |
| t <sub>RHCP</sub> | $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | 35                    | -       | 40                    | -       | 45                    | -       | ns   |      |
| t <sub>RCHP</sub> | Read Command Hold Time from<br>$\overline{\text{CAS}}$ Precharge         | 35                    | -       | 40                    | -       | 45                    | -       | ns   |      |
| t <sub>DOH</sub>  | Output Data Hold Time from $\overline{\text{CAS}}$ Low                   | 3                     | -       | 3                     | -       | 3                     | -       | ns   |      |




## Notes:

1. AC measurements assume  $t_T = 2\text{ ns}$ .
2. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
3. Measured with a load circuit equivalent to 1TTL loads and 100pF.
4. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ .
5. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
6. Either  $t_{\text{RCD}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
7.  $t_{\text{OFF}}(\text{max})$  defines the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.
8.  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
9. Operation with the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
10. Operation with the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met,  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only, if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
11.  $t_{\text{WCS}}$  is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only; If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
12. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles.
13.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in Fast Page Mode cycles.
14. Access time is determined by the longer of  $t_{\text{AA}}$  or  $t_{\text{CAC}}$  or  $t_{\text{ACP}}$ .
15. An initial pause of 200  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$  clock such as  $\overline{\text{RAS}}$  only refresh). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles are required.
16.  $t_{\text{OFF}}$  and  $t_{\text{OFR}}$  are determined by the later rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ .

## Timing Waveforms



### FIGURE 1. READ CYCLE




\*  : Don't care

\*\*  $\overline{OE}$  : Don't care

\*\*\*  $t_{WCS} \geq t_{WCS}(\min)$

FIGURE 2. EARLY WRITE CYCLE



\*  : Don't care

\*\*  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$  : Don't care

\*\*\* Refresh Address :  
A0 - A10 (RA0 - RA10)

FIGURE 3.  $\overline{\text{RAS}}$  ONLY REFRESH CYCLE






FIGURE 4.  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE



**FIGURE 5. HIDDEN REFRESH CYCLE**



4028757 0007343 581



4028757 0007344 418

