

P-Channel Enhancement-Mode Power MOS Field-Effect Transistors

August 1991

Features


- -6A, -100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The 2N6896 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.


The 2N6896 is supplied in the JEDEC TO-204AA metal package.

Package



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6896	UNITS
Drain-Source Voltage	-100*	V
Drain-Gate Voltage ($R_{GS} = 1M\Omega$)	-100*	V
Continuous Drain Current		
RMS Continuous	-6*	A
Pulsed Drain Current	-20*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$	60*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly	0.48*	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	260	$^\circ\text{C}$
(At distances $\geq \frac{1}{8}$ " (3.17mm) from seating plane for 10s max)		

*JEDEC registered values

Specifications 2N6896

ELECTRICAL CHARACTERISTICS at Case Temperature (T_c) = 25° C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1 \text{ mA}, V_{GS} = 0$		V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.25 \text{ mA}$		V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -80 \text{ V}$		μA
		$T_c = 125^\circ \text{ C}, V_{GS} = -80 \text{ V}$		50
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$		nA
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D = 3.8 \text{ A}, V_{GS} = -10 \text{ V}$		2.28
		$I_D = 6 \text{ A}, V_{GS} = -10 \text{ V}$		-6
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D = 3.8 \text{ A}, V_{GS} = -10 \text{ V}$		0.6
		$T_c = 125^\circ \text{ C}, I_D = 3.8 \text{ A}, V_{GS} = 10 \text{ V}$		0.96
Forward Transconductance	g_{fs}^a	$V_{DS} = -10 \text{ V}, I_D = 3.8 \text{ A}$		mho
Input Capacitance	C_{iss}	$V_{DS} = -25 \text{ V}$		200
Output Capacitance	C_{oss}	$V_{GS} = 0 \text{ V}$		100
Reverse Transfer Capacitance	C_{rss}	$f = 0.1 \text{ MHz}$		40
Turn-On Delay Time	$t_d(on)$	$V_{DS} = -50 \text{ V}$		60
Rise Time	t_r	$I_D = 3.8 \text{ A}$		100
Turn-Off Delay Time	$t_d(off)$	$R_{\theta en} = R_{\theta s} = 15 \Omega$		150
Fall Time	t_f	$V_{GS} = -10 \text{ V}$		100
Thermal Resistance Junction-to-Case	$R_{\theta jc}$			2.083 °C/W

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
Diode Forward Voltage	V_{SD}^a	$I_{SD} = 12 \text{ A}$		V
Reverse Recovery Time	t_{rr}	$I_F = 4 \text{ A}, di_F/dt = 50 \text{ A}/\mu\text{s}$		375

*In accordance with JEDEC registration data.

^aPulsed: Pulse duration = 300 μs max., duty cycle = 2%

5
P-CHANNEL POWER MOSFETS




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.

2N6896




Fig. 8 - Typical forward transconductance as a function of drain current.

5
P-CHANNEL
POWER MOSFETs