





SYNCHRO-TO-DIGITAL CONVERTER

DESCRIPTION

The SDC-14560 is a series of high-reliability synchro or resolver-to-digital converters with user-programmable resolution of 10, 12, 14, or 16 bits. Other features of the SDC-14560 are high-quality velocity output and hermetic seal.

User-programmable resolution has been designed into the SDC-14560 to increase the capabilities of modern motion control systems. The precise positioning attained at 16-bit resolution and fast tracking of a 10-bit device are now available from one 36pin double DIP hybrid. Velocity output (VEL) from the SDC-14560 is a ground-based voltage of 0 to ± 10 VDC with a linearity to 0.7%. Output voltage is positive for an increasing angle.

The SDC-14560 series accepts broadband inputs: 360 Hz to 1 kHz, or 47 Hz to 1 kHz. The digital angle output from the SDC-14560 is a natural

binary code, parallel positive logic and is TTL/CMOS compatible. Synchronization to a computer is accomplished via a converter busy (CB) and an inhibit (INH) input.

APPLICATIONS

Because of its high reliability, accuracy, small size, and low power consumption, the SDC-14560 is ideal for the most stringent and severe industrial and military ground or avionics applications. All models are available with MIL-PRF-38534 processing as a standard option.

Designed with three-state output, the SDC-14560 is especially well suited for use with computer-based systems. Among the many possible applications are radar and navigation systems, fire control systems, flight instrumentation, and flight trainers or simulators.

FEATURES

- Programmable Resolution: 10, 12, 14 or 16 Bits
- High-Quality Velocity Output
- Eliminates Tachometer
- Accuracy to ±1.3 Arc Minutes
- Small Size
- Synchro or Resolver Input
- Synthesized Reference Eliminates 180° Lock-Up




FIGURE 1. SDC-14560 BLOCK DIAGRAM

TABLE 1. SDC-14560 SPECIFICATIONS

Apply over temperature range power supply range reference frequency and amplitude ranges; 10% signal amplitude variation; and up to 10% harmonic distortion in the reference.

PARAMETER	UNIT	VALUE		
	-	_		
	Bits	10, 12, 14, or 16		
	Min	±6, ±4, ±2, or ±1 +1LSB		
REPEATABILITY DIFFERENTIAL LINEARITY	LSB LSB	1 max 1 max in the 16th bit		
	LOD			
CHARACTERISTICS				
Carrier Frequency Ranges Nominal 400 Hz Units	11-	360-1000		
Nominal 60 Hz Units	Hz Hz	47-1000		
Voltage Range	Vrms	4-130		
Input Impedance	VIIIIS	4-130		
Single Ended	Ohm	250k min		
Differential	Ohm	500k min		
Common Mode Range	V	210 peak max		
		500 transient peak		
SIGNAL INPUT				
CHARACTERISTICS				
(voltage options and minimum				
input impedance balanced)				
Synchro		11.8 VL-L 90 VL-L		
Zin Line to Line	Ohm	17.5k 130k		
Zin Each Line to Gnd	Ohm	11.5k 85k		
Resolver		11.8 VL-L 26 VL-L		
Zin Single Ended Zin Differential	Ohm	23k 50k		
	Ohm Ohm	46k 100k 23k 50k		
Zin Each Line to Gnd Common Mode Range	V	60 max 60 max		
Direct (1.0 VL-L)	v v			
Input Signal Type		sin and cos resolver signals		
		referenced to converter inter-		
		nal DC reference V.		
sin/cos Voltage Range	Vrms	1 V nominal, 1.15 V max		
Max Voltage w/o Damage		15 V continuous		
		100 V Peak Transient		
Input Impedance	Ohm	Zin > 20M//10 pF		
		voltage follower		
REFERENCE SYNTHESIZER ±Sig/Ref Phase Shift	Deg	60 max, 45 typ		
	Deg	oo max, 40 typ		
		TTL/CMOS compatible		
Logic Type Inputs		TTL/CMOS compatible Logic 0 = 0.8 V max		
		Logic $1 = 2.0 \text{ V min}$		
		Loading = $30 \ \mu A \max P.U.$		
		current source		
		to +5 V//5 pF max		
		CMOS transient protected		
Inhibit (INH)		Logic 0 inhibits		
		Data stable after 0.5 µs		
Enable Bits 1 to 8 (EM)		Logic 0 enables		
Enable Bits 9 to 16 (EL)		Logic 1 High Z Logic 0 enables		
		Logic 0 enables Logic 1 High Z		
S (Control Transformer)		Logic 1 High Z Logic 0 for use as CT		
Resolution Control (A & B)		B A Resolution		
(I Inwood Output Data		0 0 10 bits		
(Unused Output Data Bits Are Set to 0)		0 1 12 bits 1 0 14 bits		
		1 1 16 bits		

TABLE 1. SDC-14560 SPECIFICATIONS (CONTD)					
PARAMETER	UNIT	VALUE			
Output Parallel Data	bits	10, 12, 14, or 16 parallel lines; natural binary angle, positive logic			
Converter Busy (CB)		0.4 to 1 µs positive pulse; leading edge initiates			
BIT Drive Capability		counter update. Logic 0 for fault. 50 pF plus rated logic drive. Logic 0; 1 TTL load, 1.6 mA at 0.4 Vmax Logic 1; 10 TTL loads 0.4 mA at 2.8 V min High Z; 10 μA//5 pF max Logic 0; 100 mV max driving CMOS Logic 1; +5 V supply minus 100 mV min driving CMOS			
ANALOG OUTPUTS Velocity (VEL) AC error (e)	mV rms	See TABLES 3 and 4 50 per LSB of error (10-bit mode) 25 per LSB of error (12-bit mode) 12.5 per LSB of error (14-bit mode) 6.3 per LSB of error (16-bit mode) 3 min			
	KONIII	3 mm			
CHARACTERISTICS		See TABLE 3.			
POWER SUPPLY CHARACTERISTICS Nominal Voltage Voltage Range Max Voltage w/o Damage Current	±% V mA max	+15 V +5 V -15 V 5 10 5 +18 +8 -18 25 10 15			
TEMPERATURE RANGES Operating -30X -10X Storage	ວ° ວ° ວ°	0 to +70 -55 to +125 -65 to +150			
THERMAL RESISTANCE Junction to Case, θ_{jc} Junction to Ambient, θ_{ja}	°C/W °C/W	8 20			
PHYSICAL CHARACTERISTICS Size	in. (mm)	1.9 x 0.78 x 0.21 (48.3 x 19.8 x 5.3) 36-Pin Double Dip			
Weight	oz. (g)	0.7 max (20)			
TRANSFORMERS CHARACTERISTICS (See ordering information for list of Transformers. Reference Transformers are Optional for Both Solid-State and Voltage Follower Input Options.) 400 Hz TRANSFORMERS Reference Transformer Carrier Frequency Range Voltage Range Input Impedance Breakdown Voltage to GND		360 - 1000 Hz 18 - 130 V 40 kΩ min 1200 V peak			

TABLE 1. SDC-14560 SPECIFICATIONS (CONTD)					
PARAMETER	UNIT	T VALUE			
TRANSFORMERS CHARACTERISTICS (contd) Signal Transformer Carrier Frequency Range Breakdown Voltage to GND Minimum Input Impedances (Balanced) 90 V L-L 26 V L-L 11.8 V L-L		360- 1000 Hz 700 V peak Synchro Z _{IN} (Z _{SO}) 180 Ω - 20k Ω	Resolver Z _{IN} 100k Ω 30k Ω 30k Ω		
60 Hz TRANSFORMERS Reference Transformer Carrier Frequency Range Input Voltage Range Input Impedance Input Common-Mode Voltage Output Description		47 - 440 Hz 80 - 138 V rms; 11 nominal resistive 600 kΩ min resisti 500 V rms transfor +R (in phase with	ve mer isolated RH-RL)		
Output Voltage Power Required		and - R (in phase derived from op-a Circuit proof. 3.0 V nominal ridin reference V. Output tracks input level. 4 mA typ, 7 mA ma +15 V supply.	mps. Short ig on ground t Voltage level		
Signal Transformer Carrier Frequency Range Input Voltage Range		47 - 440 Hz 10 - 100 V rms L-L	.; 90 V rms		
Input Impedance		L- L nominal 148 kΩ min L-L ba	lanced		
Input Common Mode Voltage Output Description		resistive ±500 V rms transfor Resolver output, - sine (- S) + cosin derived from op-a	ne (+C) mps.		
Output Voltage		Short circuit proof 1.0 V rms nominal ground reference Output voltage lev	riding on V.		
Power Required		input level. 4 mA typ, 7 mA ma +15 V supply.	ax from		
Note: (1) Pin programmable. (2) See TABLE 6.					

INTRODUCTION


The circuit shown in FIGURE 1, the SDC-14560 Block Diagram, consists of three main parts: the signal input; a feedback loop, whose elements are the control transformer, demodulator, error processor, VCO and up-down counter; and digital interface circuitry including various latches and buffers.

SIGNAL INPUTS


The SDC-14560 series offers three input options: synchro, resolver, and direct. In a synchro or resolver, shaft angle data is transmitted as the ratio of carrier amplitudes across the input terminals. Synchro signals, which are of the form $\sin\theta\cos\omega t$,

 $sin(\theta + 120^{\circ})cos\omega t$, and $sin(\theta + 240^{\circ})cos\omega t$ are internally converted to resolver format; $sin\theta cos\omega t$ and $cos\theta cos\omega t$. Direct inputs accept 1 Vrms inputs in resolver form, ($sin\theta cos\omega t$ and $cos\theta - cos\omega t$) and are buffered prior to conversion. FIGURE 2 illustrates synchro and resolver signals as a function of the angle θ .

The solid state signal and reference inputs are true differential inputs with high AC and DC common mode rejection. *Input impedance is maintained with power off.*



Standard Synchro Control Transmitter (CX) Outputs as a Function of CCW Rotation From Electrical Zero (EZ).



Standard Resolver Control Transmitter (RX) Outputs as a Function of CCW Rotation From Electrical Zero (EZ) With R2-R4 Excited.

FIGURE 2. SYNCHRO AND RESOLVER SIGNALS


SOLID-STATE BUFFER INPUT PRODUCTION -TRANSIENT VOLTAGE SUPPRESSION

The solid-state signal and reference inputs are true differential inputs with high AC and DC common rejection, so most applications will not require units with isolation transformers. Input impedance is maintained with power off. The current AC peak +DC common mode voltage should not exceed the values in TABLE 1.


The 90 V line-to-line systems may have voltage transients which exceed the 500 V specification. These transients can destroy the thin-film input resistor network in the hybrid. Therefore, 90 V_{L-L} solid-state input modules may be protected by installing voltage suppressors as shown. Voltage transients are likely to occur whenever synchro or resolver are switched on and off. For instance, a 1000 V transient can be generated when the primary of a CX or TX driving a synchro or resolver input is opened. See FIGURE 3.

FEEDBACK LOOP

The feedback loop produces a digital angle ϕ which tracks the analog input angle θ to within the specified accuracy of the con-



CR1, CR2, and CR3 are 1N6136A, bipolar transient voltage suppressors or equivalent.



CR4 and CR5 are 1N6136A, bipolar transient voltage suppressors or equivalent.

FIGURE 3. CONNECTIONS FOR VOLTAGE TRANSIENT SUPPRESSORS

verter. The control transformer performs the following trigonometric computation:

 $sin(\theta - \phi) = sin\theta cos\phi - cos\theta sin\phi$

where θ is the angle representing the resolver shaft position, and (b) is the digital angle contained in the up/down counter. The tracking process consists of continually adjusting ϕ to make ($\theta - \phi$) \rightarrow 0, so that ϕ will represent the shaft position θ . The output of the demodulator is an analog DC level proportional to $sin(\theta - \phi)$. The error processor receives its input from the demodulator and integrates this $sin(\theta - \phi)$ error signal which then drives a Voltage-Controlled Oscillator (VCO). The VCO's clock pulses are accumulated by the up/down counter. The velocity voltage accuracy, linearity and offset are determined by the quality of the VCO. Functionally, the up/down counter is an incremental integrator. Therefore, there are two stages of integration which make the converter a Type II tracking servo. In a Type II servo, the VCO always settles to a counting rate which makes do/dt equal to d0/dt without a lag. The output data will always be fresh and available as long as the maximum tracking rate of the converter is not exceeded.

SYNTHESIZED REFERENCE

The synthesized reference section of the SDC-14560 eliminates errors caused by quadrature voltage. Due to the inductive nature of synchros and resolvers, their signals lead the reference signal (RH and RL) by about 6°. When an uncompensated reference signal is used to demodulate the control transformer's output, quadrature voltages are not completely eliminated. In a 12- or 14-bit converter it is not necessary to compensate for the reference signal's phase shift. A 6° phase shift will, however, cause problems for the one minute accuracy converters. As shown in FIGURE 1, the converter synthesizes its own $\cos(\omega t + \alpha)$ reference signal from the $\sin\theta\cos(\omega t + \alpha)$, $\cos\theta\cos(\omega t + \alpha)$ signal inputs and from the $\cos \omega$ reference input. The phase angle of the synthesized reference is determined by the signal input The reference input is used to choose between the +180° and -180° phases. The synthesized reference will always be exactly in

phase with the signal input, and quadrature errors will therefore be eliminated. The synthesized reference circuit also eliminates the 180° false error null hangup.

Quadrature voltages in a resolver or synchro are by definition the resulting 90° fundamental signal in the nulled out error voltage (e) in the converter. A digital position error will result due to the interaction of this quadrature voltage and a reference phase shift between the converter signal and reference inputs. The magnitude of this error is given by the following formula:

Error = Quad/F.S. signal * $tan(\alpha)$

Where: Error is in radians

Quad/F.S. signal is per unit quadrature input level. α = signal to reference phase shift in degrees.

A typical example of the magnitude of this source of error is as follows:

Quad/F.S. signal = .001

$$\alpha = 6$$

Error = 0.35 min ≈1 LSB in the 1

Note: Quad/F.S. is composed of static quadrature which is specified by the resolver or synchro supplier plus the speed voltage which is given by:

Speed Voltage = rotational speed/carrier frequency

6th bit.

Where: Speed Voltage is the per unit ratio of electrical rotational speed in RPS divided by carrier frequency in Hz.

This error is totally negligible for up to 14-bit converters. For 16bit converters, where the highest accuracy possible is needed and where the quadrature and phase shift specifications can be higher, this source of error could be significant. The reference synthesizer circuit in the converter which derives the reference from the input signal essentially sets α to zero resulting in complete rejection of the quadrature.

DIGITAL INTERFACE

The digital interface circuitry has three main functions: to latch the output bits during an inhibit command so that the stable data can be read; to furnish both parallel and three-state data formats; and to act as a buffer between the internal CMOS logic and the external TTL logic.

In the SDC-14560, applying an inhibit command will lock the data in the transparent latch without interfering with the continuous tracking of the feedback loop. Therefore, the digital angle is always updated, and the inhibit can be applied for an arbitrary amount of time. The inhibit transparent latch and the 50 ns delay are part of the inhibit circuitry. The inhibit circuitry is described in detail in the logic input/output section.

LOGIC INPUT/OUTPUT

Logic angle outputs consist of 10, 12, 14 or 16 parallel data bits and CONVERTER BUSY (CB). All logic outputs are short-circuit proof to ground and +5 Volts. The CB output is a positive, 0.4 to 1.0 μ s pulse. Data changes about 50 ns after the leading edge of the pulse because of an internal delay. Data is valid 0.2 μ s after the leading edge of CB, the angle is determined by the sum of the bits at logic "1". Digital outputs are three-state and two bytes wide; bits 1-8 (MSBs) are enabled by the signal \overline{EM} , bits 9-16 (LSBs) are enabled by the signal EL. Outputs are valid (logic "1" or "0") 150 ns max after setting \overline{EM} or \overline{EL} low, and are high impedance within 100 ns max of setting \overline{EM} or \overline{EL} high. Both \overline{EM} and \overline{EL} are internally pulled-up to +5 V at 30 μ A max.

The inhibit $(\overline{\text{INH}})$ input locks the transparent latch so the bits will remain stable while data is being transferred (see FIGURE 1). The output is stable 0.5 µs after $\overline{\text{INH}}$ is driven to logic "0", see FIGURE 4. A logic "0" at the T input latches the data, and a logic "1" applied to T will allow the bits to change. The inhibit transparent latch prevents the transmission of invalid data when there is an overlap between CB and INH. While the counter is not being updated, CB is at logic "0" and the INH latch is transparent.

When CB goes to logic "1" the INH latch is locked. If CB occurs after INH has been applied, the latch will remain locked and its data will not change until CB returns to logic "0"; if INH is applied during CB, the latch will not lock until the CB pulse is over. The purpose of the 50 ns delay is to prevent a race condition between CB and INH where the up-down counter begins to change as an INH is applied. Whenever an input angle change occurs, the converter changes the digital angle in 1 LSB steps and generates a converter busy pulse. Output data change is initiated by the leading edge of the CB pulse, delayed by 50 ns, nominal. Valid data is available at the outputs 0.2 µs after the leading edge of CB, see FIGURE 5.

RESOLUTION CONTROL

Resolution control is via two logic inputs, A and B. The resolution can be changed during converter operation so the appropriate resolution and velocity dynamics can be changed as needed. To ensure that no race conditions exist between counting and




TABLE 2. DIGITAL ANGLE OUTPUTS						
BIT	DEG/BIT	MIN/BIT				
1 MSB	180.0	10800.0				
2	90.0	5400.0				
3	45.0	2700.0				
4	22.5	1350.0				
5	11.25	675.0				
6	5.625	337.5				
7	2.813	168.75				
8	1.406	84.38				
9	0.7031	42.19				
10	0.3516	21.09				
11	0.1758	10.55				
12	0.0879	5.27				
13	0.0439	2.64				
14	0.0220	1.32				
15	0.0110	0.66				
16	0.0055	0.33				
Note: EM enables the M	ISBs and EL enables the	e LSBs.				

changing the resolution, inputs A and B are latched internally on the trailing edge of CB, as illustrated in FIGURE 6.

Digital angle outputs are buffered and are provided in a two byte format. The first byte always contains the MSBs (bits 1-8) and is enabled by placing \overline{EM} (pin 26) to logic "0". Depending on the user-programmed resolution, the second byte will have bits 9 through 10, 9 through 12, or 9 through 14, while operating at 10-, 12-, or 14-bit resolution, respectively. Placing \overline{EL} (pin 25) to logic "0" enables the second byte, the LSBs. A logic "0" will be present on all the unused least significant bits. TABLE 2 lists the deg/bit for the digital angle outputs.

BUILT-IN-TEST

The Built-In-Test output ($\overline{\text{BIT}}$) monitors the level of error (D) from the demodulator. D represents the difference in the input and output angles and ideally should be zero; if it exceeds approximately 65 LSBs (of the selected resolution) the logic level at $\overline{\text{BIT}}$ will change from a logic 1 to logic 0. This condition will occur during a large step and reset after the converter settles out. $\overline{\text{BIT}}$ will also change to logic 0 for an over-velocity condition, because the converter loop cannot maintain input-output or if the converter malfunctions where it cannot maintain the loop at a null. $\overline{\text{BIT}}$ will also be set if a total Loss-of-Signal (LOS) and/or a Loss-of-Reference (LOR) occurs.

DYNAMIC PERFORMANCE

A Type II servo loop (Kv = ∞) and very high acceleration constants give the SDC-14560 superior dynamic performance, as listed in TABLE 2. If the power supply voltages are not the ±15 V DC nominal values, the specified input rates will increase or decrease in proportion to the fractional change in voltage. A Control Loop Block Diagram is shown in FIGURE 7, and an Open Loop Bode Plot is shown in FIGURE 8. The values of the transfer function coefficients are shown in TABLE 3.

An inhibit input, regardless of its duration, does not affect the converter update. A simple method of interfacing to a computer asynchronously to CB is: (A) apply the inhibit, (B) wait 0.5 μ s min., (C) transfer the data and (D) release the inhibit.

TABLE 3. DYNAMIC CHARACTERISTICS									
PARAMETER	UNITS		BANDWIDTH						
			400	HZ			60	HZ	
RESOLUTION	BITS	10	12	14	16	10	12	14	16
Input Frequency	Hertz		360-1	000		47-1000			
Tracking Rate	RPS min	160	40	10	2.5	40	10	2.5	0.61
Bandwidth	Hertz	220	*	54	*	40	*	14	*
Ka	1/sec2 nom	81.2k	*	12500	*	3k	*	780	*
A1	1/sec nom	2.0	*	0.31	*	0.29	*	0.078	*
A2	1/sec nom	40k	*	40k	*	10k	*	10k	*
A	1/sec nom	285	*	112	*	55	*	28	*
В	1/sec nom	52	*	52	*	13	*	13	*
acc-1 LSB lag	Deg/sec2 nom	28.4k	7.1k	275	69	1k	264	17.2	4.3
Settling Time	ms max	160	160	300	800	350	550	1400	3400

Note: * means the same as value to the left.

As long as the converter maximum tracking rate is not exceeded, there will be no lag in the converter output. If a step input occurs, as when the power is initially applied, the response will be critically damped. FIGURE 9 shows the response to a step input. After initial slewing at the maximum tracking rate of the converter, there is one overshoot (which is inherent in a Type II servo). The overshoot settling to final value is a function of the small signal settling time. For Velocity output, the simple filter shown in FIGURE 10 will eliminate the one overshoot for step velocity input and will filter the carrier frequency ripple.

ANALOG OUTPUTS

The analog outputs are velocity (VEL) and AC error (e). Both outputs can swing ± 10 V min. with respect to ground when the voltage level of the ± 15 V power supplies are 15 V. The output level range changes proportionally if the power supply levels are not at 15 V.

The AC error, e, is proportional to the error ($\theta - \phi$) with a scaling of 50 mV/LSB (10-bit mode), 25 mV/LSB (12-bit mode) 12.5 mV/LSB (14-bit mode), and 6.3 mV/LSB (16-bit mode). Velocity output characteristics are listed in TABLE 4.




FIGURE 7. CONTROL LOOP BLOCK DIAGRAM




FIGURE 8. OPEN LOOP BODE PLOT




FIGURE 9. RESPONSE TO A STEP INPUT




FIGURE 10. VELOCITY FILTER

VELOCITY OUTPUT

The Velocity output (VEL) from the SDC-14560 is a DC voltage proportional to angular velocity $d\theta/dt = d\phi/dt$. The velocity input is the second integrator, as shown in FIGURE 7. Its linearity is dependent solely on the linearity of the voltage controlled oscillator (VCO). Due to the highly linearized VEL output, the electromechanical tachometer can now be eliminated from motion control systems. Bandwidth (BW) and the acceleration constant (Ka) can be determined from the formulas shown:

$$BW(Hz) = BW(rad/sec)/2\pi$$
$$K_a = A^2$$

Outputs e and VEL are not required for normal operation of the converter. V is used as an internal DC reference with the direct input option. Maximum loading on V is 40k Ohm; maximum loading for e and VEL is 3k Ohm. The velocity characteristics are shown in TABLES 4 and 5.

Output e is not closely controlled or characterized. Consult the factory for further information.


FIGURES 11, 12, 13 are the synchro, resolver, and direct input connection diagrams, respectively.


TABLE 4. VELOCITY CHARACTERISTICS						
PARAMETER	UNITS	STANDARD		HI LIN		
		TYP	MAX	TYP	MAX	
Polarity		Posi	tive for inc	reasing ar	ngle.	
Output Voltage	V	±13	±10min	±13	±10min	
Voltage Scaling	RPS/10 V	See Voltage Scaling Table 5.				
Scale Factor	%	10	15	10	15	
Scale Factor TC	PPM/°C	100	200	100	200	
Reversal Error	%	1	2	0.5	0.7	
Reversal Error TC	PPM/°C	25	50	25	50	
Linearity	% output	1	2	0.5	0.7	
Linearity TC	PPM/°C	25	50	25	50	
Zero Offset	mV	15	40	15	40	
Zero Offset TC	µV/°C	25	50	25	50	
Load	kOhm	-	3 min	-	3 min	

TABLE 5. VELOCITY VOLTAGE SCALING						
BW	RESOLUTION (values in RPS/Volt)					
	10 12 14 16					
HI LO	16 4 1 0.25 4 1 0.25 0.063					


Note: If the resolution is changed while the input is changing, then the velocity output voltage and the digital output will have a transient until it settles to the new velocity scaling at a speed determined by the bandwidth. If additional information is required consult the factory.

TABLE 6. OVERALL ACCURACY (MIN.) VS. RESOLUTION						
ACCURACY	RESOLUTION PROGRAMMED TO:					
GRADE (MINUTES)	10 BIT	10 BIT 12 BIT 14 BIT 16 BIT				
±1 +1 LSB ±2 + 1 LSB ±4 + 1 LSB ±6 + 1 LSB	22.1 23.1 25.1 27.1	6.3 7.3 9.3 11.3	2.3 3.3 5.3 7.3	1.3 2.3 4.3 6.3		





CONNECTION DIAGRAM



CT MODE

The SDC-14560 can also be used as a solid-state Control Transformer. This is analogous to the function of the rotary control transformer except here the rotary shaft input is replaced by a digital angle. Referring to the equation below, the output is an AC voltage (e) which varies as the sine of the difference between the analog input angle and the digital angle.

 $e = sin(\theta - \phi)cos\omega t$

Control transformers are frequently used as error signal generators in closed servo loops. They are useful when digital remote control of a position servo must be accomplished.


FIGURE 14 illustrates a block diagram of the Control Transformer (CT) mode. The procedure to enable this function is to disable the up-down counter by setting \overline{S} (pin 30) to logic "0" and using the digital output lines (which are bidirectional) as digital inputs.

When the converter is functioning as a CT, the digital inputs are double buffered, \overline{EM} is redefined as \overline{LM} (LATCH MSBs), \overline{EL} is redefined as \overline{LL} (LATCH LSBs) and \overline{INH} becomes \overline{LA} (LATCH ALL).

TRANSFORMERS

FIGURE 15 illustrates the Transformer Connection Diagram. These transformers are designed for the voltage follower buffer input option to the SDC-14560. However, the reference transformers may also be used with the solid-state buffer input options.

Passive transformers are considerably larger in size for 60 Hz than for 400 Hz. To minimize size, active transformers are utilized over passive devices for 60 Hz. These active 60 Hz transformers have op-amp outputs and require connection to a +15 V power supply.










FIGURE 15. TRANSFORMER CONNECTION DIAGRAM

These external transformers are for use with converter modules with voltage follower buffer inputs.



TA	TABLE 7. SDC-14560 PIN CONNECTION/FUNCTIONS						
PIN NO.	FUNCTION	PIN NO.	FUNCTION				
1	S1(R) S1(S) V(X)	36	В				
2	S2(R) S2(S) +C(X)	35	A				
3	S3(R) S3(S) +S(X)	34	BIT				
4	S4(R)	33	INH				
5	1 (MSB)	32	+15 V				
6	2	31	-15 V				
7	3	30	S				
8	4	29	GND				
9	5	28	+5 V				
10	6	27	e				
11	7	26	EM				
12	8	25	EL				
13	9	24	СВ				
14	10 (LSB 10-BIT MODE)	23	VEL				
15	11	22	16 (LSB 16-BIT MODE)				
16	12 (LSB 12-BIT MODE)	21	15				
17	13	20	RL				
18	14 (LSB 14-BIT MODE)	19	RH				
	Note: "(R)" means resolver, "(S)" means synchro, and "(X)" means direct.						




Notes:

- 1. Dimensions shown are in inches (mm).
- 2. Lead identification numbers are for reference only. 3. Lead cluster shall be centered within $\pm 0.01(0.25)$ of outline dimensions.
- Lead spacing dimensions apply only at seating plane.
- 4. Pin material meets solderability requirements to MIL-STD-202E, Method 208C.
- 5. Case is electrically floating.

FIGURE 17. SDC-14560 MECHANICAL OUTLINE 36-PIN DDIP (KOVAR)

ORDERING INFORMATION



*Standard DDC Processing with burn-in and full temperature test — see table below.

STANDARD DDC PROCESSING					
TEST	MIL-STD-883				
1231	METHOD(S)	CONDITION(S)			
INSPECTION	2009, 2010, 2017, and 2032	_			
SEAL	1014	A and C			
TEMPERATURE CYCLE	1010	С			
CONSTANT ACCELERATION	2001	А			
BURN-IN	1015, Table 1	_			

Note: See next page for reference and signal transformer ordering information.

TRANSFORMER ORDERING INFORMATION

	REF. L-L		PART N	UMBERS	
TYPE	FREQ.	VOLTAGE	L-L VOLTAGE	REF. XFMR	SIGNAL XFMR
Synchro Synchro	400 Hz 400 Hz	115 V 26 V	90 V 11.8 V	21049 21049	21045* 21045*
Resolver Resolver Resolver	400 Hz 400 Hz 400 Hz	115 V 26 V 26 V	90 V 26 V 11.8 V	21049 21049 21049	21048* 21047* 21046*
Synchro†	60 Hz	115 V	90 V	24133-1 24133-3	24126-1 24126-3

* The part number for each 400 Hz synchro or resolver isolation transformer includes two separate modules as shown in the outline drawings.

 \dagger 60 Hz synchro transformers are available in two temperature ranges: 1 = -55°C to +105°C

 $3 = 0^{\circ}C$ to $+70^{\circ}C$

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (631) 567-5600 ext. 7389 or 7413, Fax: (631) 567-7358 Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610 West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689 World Wide Web - http://www.ddc-web.com

