

MX23L12854

128M-BIT Low Voltage, Serial MASK ROM with 50MHz SPI Bus Interface

GENERAL DESCRIPTION

The MX23L12854 is a 128Mbit (16M Bytes) Serial Mask ROM accessed by a high speed Serial peripheral interface.

KEY FEATURES

- Operating voltage ranges from 3.0V to 3.6V
- Serial Peripferal Interface compatible-mode 0 and 3
- High performance : "fast read" mode at 50MHz and "normal read" at 20MHz
- Low power consumption : 8mA for fast read mode or 4mA for normal read mode
- Low standby current : 15uA

PIN CONFIGURATIONS

16-PIN SOP (300 mil)



PIN DESCRIPTION

SYMBOL	DESCRIPTION
SCLK	Serial Clock
SI	Serial Data Input
SO	Serial Data Output
CS#	Chip Select
HOLD#	Hold to pause the device without
	deselecting the device
VCC	PowerSupply
VSS	Ground

Note:

1. NC=No Connection

2. See page 15 for package dimensions, and how to identify pin-1.

ORDER INFORMATION

Part No.	Speed	Package	Remark	
MX23L12854MC-20G	20ns	16-SOP	Pb-free	



MEMORY ORGANIZATION

The memory is organized as: - 16M bytes

BLOCK DIAGRAM





DEVICE OPERATION

Stand-by Mode

When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps in standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z.

Active Mode

When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.

SPI Feature

Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of SPI mode 0 and mode 3 is shown as Figure 1.

Figure 1. SPI Modes Supported



Note:

CPOL indicates clock polarity of SPI master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which SPI mode is supported.



HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device.

The operation of HOLD requires Chip Select(CS#) to stay low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal keeps to be low (if Serial Clock signal does not keep to be low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock (SCLK) signal keeps to be low (if Serial Clock signal does not keep to be low, HOLD operation will not start until Serial keeps to be low (if Serial Clock signal does not keep to be low, HOLD operation will not start until Serial keeps to be low (if Serial Clock signal does not keep to be low, HOLD operation will not end until Serial Clock being low), Please refer to Figure 2.





The Serial Data Output (SO) is a high impedance, that both Serial Data Input (SI) and Serial Clock (SCLK) are "don't care" during the HOLD operation. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start the communication with chip, the HOLD# must be kept as high and CS# must be kept as low.



Table 1. COMMAND DEFINITION

Command	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte
Set	Code					
RDID	9Fh	Manufacturer	Memory type	Memory		
(read ID)		ID	ID	density ID		
READ	03h	AD1	AD2	AD3	Data out	Note 1
(read data)		(A23-A16)	(A15-A8)	(A7-A0)	(D7-D0)	
Fast Read	0Bh	AD1	AD2	AD3	Dummy	Data out
(fast read data)		(A23-A16)	(A15-A8)	(A7-A0)	Cycle	(D7-D0)

Notes:

1. n bytes are read out until CS# goes high.

2. It is not recommended to adopt any code not in the above command definition table.



COMMAND DESCRIPTION

(1) Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and is followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2h, the memory type ID is 05h as the first-byte device ID, and the individual device ID of second-byte ID is:18h.

The sequence of issuing RDID instruction is: CS# goes low-> sending RDID instruction code -> 24-bits ID data is sent out on SO -> to end RDID operation which can use CS# to be high at any time during data out. (see Figure 3) When CS# goes high, the device is at standby stage.

Table of ID Definitions:

RDID	manufacturer ID	memory type	memory density		
9Fh	C2h	05h	18h		

(2) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low-> sending READ instruction code-> 3-byte address is sent on SI -> data out on SO-> to end READ operation which can use CS# to be high at any time during data out. (see Figure 4)

(3) Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST_READ instruction is: CS# goes low-> send FAST_READ instruction code-> 3-byte address is sent on SI-> 1-dummy byte address is sent on SI-> data out on SO-> to end FAST_READ operation which can use CS# to be high at any time during data out. (see Figure 5)

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.







Figure 4. Read Data Bytes (READ) Sequence (Command 03)











ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 150°C
Applied Input Voltage	-0.6V to 4.0V
Applied Output Voltage	-0.6V to 4.0V
VCC to Ground Potential	-0.6V to 4.0V

NOTICE:

- 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage of the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions in long period of time may affect reliability.
- 2. Specifications contained within the following Table 2 and 3 are subjects to change.
- 3. During voltage transitions, all pins may overshoot Vss to -2.0V and Vcc to +2.0V for periods up to 20ns, see Figure 3,4.

Figure 6.Maximum Negative Overshoot Waveform



Figure 7. Maximum Positive Overshoot Waveform



CAPACITANCE TA = 25°C, f = 20 MHz

SYMBOL	PARAMETER	MIN.	ΤΥΡ	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V



Figure 8. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL



Figure 9. OUTPUT LOADING





Table 2. DC CHARACTERISTICS (Temperature = 0° C to 70° C, VCC = $3.0V \sim 3.6V$)

SYMBOL	PARAMETER	NOTES	MIN.	TYP	MAX.	UNITS	TEST CONDITIONS
ISB1	VCC Standby	1			15	uA	VIN = VCC or GND
	Current						CS# = VCC
ICC1	VCC Read	1			8	mA	f=50MHz
							SCLK=0.1VCC/0.9VCC, SO=Open
					4	mA	f=20MHz
							SCLK=0.1VCC/0.9VCC, SO=Open
ILI	Input Load	1			±2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ILO	Output Leakage	1			±2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
VIL	Input Low Voltage		-0.5		0.3VCC	V	
VOL	Output Low Voltage				0.4	V	IOL = 1.6mA
VIH	Input High Voltage		0.7VCC		VCC+0.4	t V	
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA





Table 3. AC CHARACTERISTICS (Temperature = 0°C to 70°C, VCC = 3.0V ~ 3.6V)

Symbol	Alt.	Parameter	Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for FAST_READ, RDID	D.C.		50	MHz
		Commands		(Co	ndition:3	0pF)
fRSCLK	fR	Clock Frequency for READ Commands	D.C.		20	MHz
tCH(1)	tCLH	Clock High Time	9			ns
tCL(1)	tCLL	Clock Low Time	9			ns
tSLCH	tCSS	CS# Active Setup Time (relative to SCLK)	5			ns
tCHSL		CS# Not Active Hold Time (relative to SCLK)	5			ns
tDVCH	tDSU	Data In Setup Time	2			ns
tCHDX	tDH	Data In Hold Time	5			ns
tCHSH		CS# Active Hold Time (relative to SCLK)	5			ns
tSHCH		CS# Not Active Setup Time (relative to SCLK)	5			ns
tSHSL	tCSH	CS# Deselect Time	100			ns
tSHQZ(2)	tDIS	Output Disable Time			8	ns
tCLQV	tV	Clock Low to Output Valid			8	ns
tCLQX	tHO	Output Hold Time	0			ns
tCLCH(2)		Clock Rise Time (3) (peak to peak)	0.1			V/ns
tCHCL(2)		Clock Fall Time (3) (peak to peak)	0.1			V/ns
tHHQX(2)	tLZ	HOLD to Output Low-Z			8	ns
tHLQZ(2)	tHZ	HOLD# to Output High-Z			8	ns
tHLCH		HOLD# Setup Time (relative to SCLK)	5			ns
tCHHH		HOLD# Hold Time (relative to SCLK)	5			ns
tHHCH		HOLD Setup Time (relative to SCLK)	5			ns
tCHHL		HOLD Hold Time (relative to SCLK)	5			ns

Notes:

(1). tCH + tCL must be greater than or equal to 1/ fC

(2). The values in the table are guaranteed by characterization, not 100% tested in production.
(3). Indicated as a slew rate.



Figure 10. Input Timing



Figure 11. Output Timing





Figure 12. Hold Timing



* SI is "don't care" during HOLD operation.



PACKAGE INFORMATION

Title: Package Outline for SOP 16L (300MIL)





Dimensions (inch dimensions are derived from the original mm dimensions)

		Α	A1	A2	b	С	D	Е	E1	е	L	L1	S	θ
	Min.		0.10	2.25	0.36	0.20	10.10	10.10	7.42		0.40	1.31	0.51	0
mm	Nom.	-	0.20	2.31	0.41	0.25	10.30	10.30	7.52	1.27	0.84	1.44	0.64	5
	Max.	2.65	0.30	2.40	0.51	0.30	10.50	10.50	7.60		1.27	1.57	0.77	8
	Min.	-	0.004	0.089	0.014	0.008	0.397	0.397	0.292		0.016	0.052	0.020	0
Inch	Nom.		0.008	0.091	0.016	0.010	0.405	0.405	0.296	0.050	0.033	0.057	0.025	5
	Max.	0.104	0.012	0.094	0.020	0.012	0.413	0.413	0.299		0.050	0.062	0.030	8

	BEVISION				
DWG.NO.	REVISION	JEDEC	EIAJ		155UE DATE
6110-1402	8	MS-013			03-07-'06



MX23L12854

REVISION HISTORY

Revision	Description	Page	Date
1.0	1. Added "Order Information"	P1	APR/06/2005
1.1	1. Changed VCC from "2.7V to 3.6V" to "3.0V to 3.6V"	P1,11	MAY/04/2005
1.2	1. Added "Read Identification (RDID)" information	P7	SEP/23/2005
1.3	1. Modified Table 2. Read Identification (RDID) Data-Out Sequence	P7	SEP/27/2005
1.4	1. Modified memory type & memory capacity	P7	OCT/21/2005
1.5	1. Modified Table 9. AC Characteristics	P14	NOV/03/2005
1.6	1. Added statement	P19	NOV/07/2006
1.7	1. Tightened maximum standby current from 50uA to 15uA	P1,11	NOV/09/2007
	2. Changed format arrangement	All	



Macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or property, such as life-support systems, high temperature automotive, medical, aircraft and military application. Macronix and its suppliers will not be liable to you and/or any third party for any claims, injuries or damages that may be incurred due to use of Macronix's products in the prohibited applications.

MACRONIX INTERNATIONAL CO., LTD.

Headquarters

Macronix, Int'l Co., Ltd. 16, Li-Hsin Road, Science Park, Hsinchu, Taiwan, R.O.C. Tel: +886-3-5786688 Fax: +886-3-5632888

Macronix America, Inc.

680 North McCarthy Blvd. Milpitas, CA 95035, U.S.A. Tel: +1-408-262-8887 Fax: +1-408-262-8810 Email: sales.northamerica@macronix.com

Macronix Japan Cayman Islands Ltd.

NKF Bldg. 5F, 1-2 Higashida-cho, Kawasaki-ku Kawasaki-shi, Kanagawa Pref. 210-0005, Japan Tel: +81-44-246-9100 Fax: +81-44-246-9105

Macronix (Hong Kong) Co., Limited.

702-703, 7/F, Building 9, Hong Kong Science Park, 5 Science Park West Avenue, Sha Tin, N.T. Tel: +86-852-2607-4289 Fax: +86-852-2607-4229

http://www.macronix.com

Taipei Office

Macronix, Int'l Co., Ltd. 19F, 4, Min-Chuan E. Road, Sec. 3, Taipei, Taiwan, R.O.C. Tel: +886-2-2509-3300 Fax: +886-2-2509-2200

Macronix Europe N.V.

Koningin Astridlaan 59, Bus 1 1780 Wemmel Belgium Tel: +32-2-456-8020 Fax: +32-2-456-8021

Singapore Office

Macronix Pte. Ltd. 1 Marine Parade Central #11-03 Parkway Centre Singapore 449408 Tel: +65-6346-5505 Fax: +65-6348-8096