# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# Advance Information

# 1M x 4 CMOS Dynamic RAM Fast Page Mode

The MCM44400 is a  $0.8\mu$  CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM44400 requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package, and a 100 mil zig-zag in-line package (ZIP).

- · Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM44400 = 16 ms MCM4L4400 = 128 ms
- Fast Access Time (t<sub>RAC</sub>): MCM44400-60 and MCM4L4400-60 = 60 ns (Max)

MCM44400-70 and MCM4L4400-70 = 70 ns (Max) MCM44400-80 and MCM4L4400-80 = 80 ns (Max)


· Low Active Power Dissipation:

MCM44400-60 and MCM4L4400-60 = 605 mW (Max) MCM44400-70 and MCM4L4400-70 = 550 mW (Max) MCM44400-80 and MCM4L4400-80 = 495 mW (Max)

· Low Standby Power Dissipation:

MCM44400 and MCM4L4400 = 11 mW (Max, TTL Levels) MCM44400 = 5.5 mW (Max, CMOS Levels) MCM4L4400 = 1.1 mW (Max, CMOS Levels)

# MCM44400 MCM4L4400




PIN NAMES							
A0 - A9 Address Inputs							
DQ0 - DQ3 Data input/Output							
G Output Enable							
W Read/Write Enable							
RAS Row Address Strobe							
CAS Column Address Strobe							
V <sub>CC</sub> Power Supply (+ 5 V)							
VSS Ground							

#### PIN ASSIGNMENTS 100 MIL ZIP 300 MIL SOJ CAS DQ2 DQ0 [] 1 26 VSS DQ3 DQ1 🛮 2 25 DQ3 ٧ss DQ0 ŴПз DQ2 24 DQ1 W 23 D CAS RAS [ 4 RAS A9 🛛 5 22 D G 10 A0 12 A2 18 🛭 A8 A0 [] 15 17 🛮 A7 Vcc 16 Ď A6 A2 [ A5 A3 🛛 12 15 A5 20 V<sub>CC</sub> [] 13 14 🛭 A4

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA DRAM DATA

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 1 to + 7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	- 1 to + 7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	1	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

MOTOD010

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	V <sub>SS</sub>	0	0	0	
Logic High Voltage, All Inputs	V <sub>IH</sub>	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	V <sub>IL</sub>	- 1.0	—	0.8	٧

#### DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM44400-60 and MCM4L4400-60, $t_{RC}$ = 110 ns MCM44400-70 and MCM4L4400-70, $t_{RC}$ = 130 ns MCM44400-80, and MCM4L4400-80, $t_{RC}$ = 150 ns	ICC1	_ _ _	110 100 90	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>IH</sub> )	ICC2	_	2.0	mA	
V <sub>CC</sub> Power Supply Current During RAS-Only Refresh Cycles (CAS = V <sub>IH</sub> )  MCM44400-60 and MCM4L4400-60, t <sub>RC</sub> = 110 ns  MCM44400-70 and MCM4L4400-70, t <sub>RC</sub> = 130 ns  MCM44400-80 and MCM4L4400-80, t <sub>RC</sub> = 150 ns	ICC3	  	110 100 90	mA	1, 2
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle ( $\overline{\text{RAS}}$ = $V_{\parallel L}$ ) MCM44400-60 and MCM4L4400-60, tpC = 45 ns MCM44400-70 and MCM4L4400-70, tpC = 45 ns MCM44400-80 and MCM4L4400-80, tpC = 50 ns	I <sub>CC4</sub>		110 100 90	mA	1, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V)  MCM44400  MCM4L4400	I <sub>CC5</sub>		1.0 200	mA μA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle  MCM44400-60 and MCM4L4400-60, t <sub>RC</sub> = 110 ns  MCM44400-70 and MCM4L4400-70, t <sub>RC</sub> = 130 ns  MCM44400-80 and MCM4L4400-80, t <sub>RC</sub> = 150 ns	ICC6	_ _ _	110 100 90	mA	1
$V_{CC}$ Power Supply Current, Battery Backup Mode — MCM4L4400 Only ( $t_{RC}$ = 125 μs; $\overline{CAS}$ = $\overline{CAS}$ Before $\overline{RAS}$ Cycling or 0.2 V; $\overline{G}$ , $\overline{W}$ = $V_{CC}$ – 0.2 V; A0 – A9 = $V_{CC}$ – 0.2 V or 0.2 V; DQ0 – DQ3 = $V_{CC}$ – 0.2 V or 0.2 V or OPEN; $t_{RAS}$ = Min to 1 μs)	ICC7	_	300	μА	1, 4
Standby Current	ICC8	_	5	mA	1
Input Leakage Current (0 V ≤ V <sub>In</sub> ≤ 6.5 V)	lkg(l)	- 10	10	μА	
Output Leakage Current (CAS = V <sub>IH</sub> , 0 V ≤ V <sub>OUt</sub> ≤ 5.5 V)	likg(O)	- 10	10	μА	
Output High Voltage (IOH = -5 mA)	Voн	2.4	Vcc	٧	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	0	0.4	٧	

#### NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Column address can be changed once or less while CAS = VIH.
- 4. t<sub>RAS</sub> (max) = 1 μs is only applied to refresh of battery-back up. t<sub>RAS</sub> (max) = 10 μs is applied to functional operating.

## CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Input Capacitance A0 – At	C <sub>in</sub>	5	pF
G, RAS, CAS, V		7	
I/O Capacitance (CAS = VIH to Disable Output)	C <sub>I/O</sub>	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

MCM44400•MCM4L4400 3-22 MOTOROLA DRAM DATA

## **AC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

# READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Sym	bol	MCM44400-60 MCM4L4400-60			4400-70 .4400-70		4400-80 .4400-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	<sup>t</sup> RC	110	_	130	_	150	_	ns	6
Read-Write Cycle Time	†RELREL	<sup>t</sup> RWC	150	_	180	-	200	_	ns	6
Fast Page Mode Cycle Time	†CELCEL	tPC	40		45	_	50	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> PRWC	80	_	95	-	100	_	ns	
Access Time from RAS	†RELQV	<sup>t</sup> RAC	_	60	-	70	-	80	ns	7,8,9
Access Time from CAS	tCELQV	tCAC	_	15		20	-	20	ns	7,9,10,11
Access Time from Column Address	tavqv	†AA	_	30	<u> </u>	35	-	40	ns	7,9,11,12
Access Time from Precharge CAS	tCEHQV	<sup>†</sup> CPA	_	35	-	40	-	45	ns	7,9,11
Output Buffer and Turn-Off Delay	†CEHQZ	<sup>t</sup> OFF	0	15	0	20	0	20	ns	13
Transition Time (Rise and Fall)	tτ	tΤ	3	50	3	50	3	50	ns	1
RAS Precharge Time	tREHREL	tRP	40	_	50	l –	60	_	ns	
RAS Pulse Width	<sup>t</sup> RELREH	tras	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	_	100 k	_	100 k	_	100 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	tRSH	15		20	_	20	_	ns	
CAS Hold Time	<sup>t</sup> RELCEH	tcsh	60	_	70	_	80	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	35	_	40		45	_	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	tCAS	15	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	<sup>t</sup> RELCEL	<sup>t</sup> RCD	20	45	20	50	20	60	ns	14
RAS to Column Address Delay Time	<sup>t</sup> RELAV	tRAD	15	30	15	35	15	40	ns	15
CAS to RAS Precharge Time	<sup>†</sup> CEHREL	tCRP	10	_	10	_	10	_	ns	
CAS Precharge Time	<sup>t</sup> CEHCEL	tCP	10	_	10	_	10	-	ns	
Row Address Setup Time	tAVREL	†ASR	0	_	0	_	0	-	ns	
Row Address Hold Time	†RELAX	<sup>t</sup> RAH	10	_	10	_	10	_	ns	
Column Address Setup Time	tAVCEL	tASC	0	_	0	_	0	_	ns	

NOTES:

(continued

- V<sub>|H</sub> (min) and V<sub>|L</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>|H</sub> and V<sub>|L</sub>.
   An initial pause of 100 μs is required after power-up followed by 8 initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle) before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>I</sub> (or between V<sub>I</sub> and V<sub>I</sub>) in a monotonic manner.
- AC measurements assume t<sub>T</sub> = 5.0 ns.
- 5. In delayed write or read modify write cycles, must disable output buffer prior to applying data to the device.
- 6. The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 7. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ , + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- 8. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 9. In a test mode read cycle, the value of tpAC, tpA, tcAC, and tcpA is delayed for 2 ns to 5 ns for the specified value. These parameters should be in the test mode cycles by adding the above value to the specified value in the data sheet.
- 10. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 11. Access time is determined by the longer of tAA or tCAC or tCPA.
- 12. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- 13. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 14. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 15. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAD</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

MOTOROLA DRAM DATA


READ, WRITE, AND READ-WRITE CYCLES (Continued)

			MCM44 MCM4L		MCM44400-70 MCM4L4400-70		MCM44400-80 MCM4L4400-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address Hold Time	<sup>t</sup> CELAX	tCAH	15	_	15	_	15	_	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	tRAL	30	_	35	_	40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0		ns	
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>t</sup> RCH	0	_	0	_	0	_	ns	16
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	tRRH	0	_	0	_	0	_	ns	16
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	15	_	15	_	15	_	ns	
Write Command Pulse Width	tWLWH	tWP	10		10	_	10	_	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	15	_	20	_	20		ns	
Write Command to CAS Lead Time	tWLCEH	<sup>t</sup> CWL	15	_	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0		0	_	0		ns	17
Data in Hold Time	†CELDX	<sup>t</sup> DH	15	-	15	_	15	_	ns	17
Refresh Period MCM44400 MCM4L4400	<sup>t</sup> RVRV	<sup>t</sup> RFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	-	ns	18
CAS to Write Delay	<sup>†</sup> CELWL	tCWD	35	_	45	_	45	-	ns	18
RAS to Write Delay	†RELWL	tRWD	80	_	95	_	105		ns	18
Column Address to Write Delay Time	t <sub>AVWL</sub>	tAWD	50	_	60	_	65	_	ns	18
CAS Precharge to Write Delay Time (Page Mode)	<sup>†</sup> CEHWL	tCPWD	55		65	_	70	_	ns	18
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10		10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	<sup>t</sup> CHR	10	_	10	_	10		ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	<sup>t</sup> RPC	10	_	10	_	10		ns	
CAS Precharge Time for CAS Before RAS Counter Time	<sup>‡</sup> CEHCEL	<sup>†</sup> CPT	40	_	40	_	40	_	ns	
G Access Time	†GLQV	<sup>t</sup> GA	_	15	_	20	l –	20	ns	7
G to Data Delay	<sup>t</sup> GLHDX	t <sub>GD</sub>	15	_	20	-	20		ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	tGHQZ	tGZ	0	15	0	20	0	20	ns	13
G Command Hold Time	twlgl	t <sub>GH</sub>	15	_	20	-	20		ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	0	-	0	-	0		ns	
Write Command Hold Time (Test Mode)	<sup>†</sup> RELWH	tWTH	10	_	10	_	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	twap	0	_	0	_	0	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	twr	10		10		10	_	ns	


<sup>16.</sup> Either tRRH or tRCH must be satisfied for a read cycle.

<sup>17.</sup> These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{W}}$  leading edge in read-write cycles.


<sup>18.</sup> tWCs, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




MOTOROLA DRAM DATA




#### **FAST PAGE MODE READ CYCLE**



#### **FAST PAGE MODE EARLY WRITE CYCLE**




MOTOROLA DRAM DATA




# 3


# RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




## CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)



MOTOROLA DRAM DATA



## HIDDEN REFRESH CYCLE (EARLY WRITE)




MCM44400•MCM4L4400 3-30 MOTOROLA DRAM DATA

- -

MOTOD010

## **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



MOTOROLA DRAM DATA

MCM44400•MCM4L4400
3-31

#### **DEVICE INITIALIZATION**

On power-up, an initial pause of 100 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = V<sub>IL</sub>, t<sub>RCD</sub> minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{\text{HAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write  $(\overline{\text{W}})$  input level must be high  $(V_{\text{IH}})$ ,  $t_{\text{RCS}}$  (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address mutiplex window. Both  $\overline{\text{CAS}}$  and output enable  $(\overline{\text{G}})$  control read access time:  $\overline{\text{CAS}}$  must be active before or at tRCD maximum and  $\overline{\text{G}}$  must be active trapactor or taken transition to guarantee valid data out (Q) at tRAC (access time from  $\overline{\text{RAS}}$  active transition). If the tRCD maximum is exceeded and/or  $\overline{\text{G}}$  active transition does not occur in time, read access time is determined by either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for minimum times of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRBH or tRCH after RAS or CAS inactive transition,

respectively, to maintain the data at that bit location. Once  $\overline{\text{RAS}}$  transitions to inactive, it must remain inactive for a minimum time of  $t_{\overline{\text{RP}}}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  clocks are active. When either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock transitions to inactive, the output will switch to High Z (three-state)  $t_{\overline{\text{OFF}}}$  or  $t_{\overline{\text{GZ}}}$  after the inactive transition

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twcs before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for trwl\_ and tcwl\_, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{\text{CAS}}$  active transition, keeping data-out buffers and  $\overline{\text{G}}$  disabled.

A late write cycle (referred to as  $\overline{G}$ -controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (tRCD + tCWD + tRWL + 2tT)  $\leq$  tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but outputs are switched off by  $\overline{G}$  inactive transition, which is required to write to the device. Q may be indeterminate (see note 18 of the AC Operating Conditions table).  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for tRWL and tCWL, respectively, after  $\overline{W}$  active transition to complete the write cycle.  $\overline{G}$  must remain inactive for tGH after  $\overline{W}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for t<sub>CWD</sub> minimum after the  $\overline{CAS}$  active transition, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (t<sub>CAC</sub>) is typically half the regular RAS clock access time, t<sub>RAC</sub>. Page mode operation consists of keeping RAS active while toggling CAS between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

MOTOROLA DRAM DATA

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum  $t_{CP}$ , while  $\overline{RAS}$  remains low (V<sub>|L</sub>). The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first page mode cycle (tp\_C or tp\_RWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tp\_ASp. Page mode operation is ended when  $\overline{RAS}$  transitions to inactive, coincident with or following  $\overline{CAS}$  inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit seconds, while refresh time for the MCM4L4400 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM44400, and 124.8 microseconds for the MCM4L4400. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM4L4400 and 128 milliseconds on the MCM4L4400.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

## RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high (V<sub>IH</sub>) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit

#### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twpp before and time twph after RAS active transition to prevent switching the device into a **test mode cycle**.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle, while  $\overline{RAS}$  cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode entry) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

MOTOROLA DRAM DATA

#### **TEST MODE**

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of


the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in **Test Mode** as shown in the test mode timing diagram. A **CAS before RAS** or a **RAS-only refresh cycle** puts the device back into normal mode. Refresh is performed in test mode by using a **W, CAS before RAS refresh cycle** which uses internal refresh address counter.


#### **TEST MODE TRUTH TABLE**

D	B0, B1	B2, B3	B4, B5	B6, B7	a
0 1	0	0	0 1	0	1
_		0			


# W, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 - A9 are Don't Care)



#### TEST MODE - READ CYCLE




#### **TEST MODE — EARLY WRITE CYCLE**




MOTOROLA DRAM DATA

MCM44400•MCM4L4400 3-35

# TEST MODE --- FAST PAGE MODE READ CYCLE (G = Low)



## TEST MODE — FAST PAGE MODE EARLY WRITE CYCLE



# 3

# ORDERING INFORMATION (Order by Full Part Number)

Motorola Memory Prefix	<u>X</u>		Shipping Method (R2 = Tape and Reel, Blank = Rails) Speed (60 = 60 ns, 70 = 70 ns, 80 = 80 ns) Package (N = 300 mil SOJ, Z = 100 mil Plastic ZIP)
Full Part Numbers — MCM44400N60 MCM44400N70 MCM44400N80 MCM4L4400N6 MCM4L4400N7 MCM4L4400N8	0 0	MCM44400N60 MCM44400N70 MCM44400N80 MCM4L4400N7 MCM4L4400N7 MCM4L4400N8	R2 MCM44400Z70 R2 MCM44400Z80 60R2 MCM4L4400Z60 60R2 MCM4L4400Z70

NOTE: For mechanical data, please see Chapter 10.

MOTOD010