

Advance Information
1M x 4 CMOS Dynamic RAM
Fast Page Mode

The MCM44400 is a 0.8 μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM44400 requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package, and a 100 mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$ -Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 1024 Cycle Refresh:
 - MCM44400 = 16 ms
 - MCM4L4400 = 128 ms
- Fast Access Time (t_{RAC}):
 - MCM44400-60 and MCM4L4400-60 = 60 ns (Max)
 - MCM44400-70 and MCM4L4400-70 = 70 ns (Max)
 - MCM44400-80 and MCM4L4400-80 = 80 ns (Max)
- Low Active Power Dissipation:
 - MCM44400-60 and MCM4L4400-60 = 605 mW (Max)
 - MCM44400-70 and MCM4L4400-70 = 550 mW (Max)
 - MCM44400-80 and MCM4L4400-80 = 495 mW (Max)
- Low Standby Power Dissipation:
 - MCM44400 and MCM4L4400 = 11 mW (Max, TTL Levels)
 - MCM44400 = 5.5 mW (Max, CMOS Levels)
 - MCM4L4400 = 1.1 mW (Max, CMOS Levels)

MCM44400
MCM4L4400



N PACKAGE
300 MIL SOJ
CASE 822B-01




Z PACKAGE
PLASTIC
ZIG-ZAG IN-LINE
CASE 836A-01

PIN NAMES

A0 - A9	Address Inputs
DQ0 - DQ3	Data Input/Output
$\overline{\text{G}}$	Output Enable
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
VCC	Power Supply (+ 5 V)
VSS	Ground


PIN ASSIGNMENTS

100 MIL ZIP



This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	- 1 to + 7	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	- 1 to + 7	V
Data Out Current	I_{out}	50	mA
Power Dissipation	P_D	1	W
Operating Temperature Range	T_A	0 to + 70	°C
Storage Temperature Range	T_{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	
Logic High Voltage, All Inputs	V_{IH}	2.4	—	6.5	V
Logic Low Voltage, All Inputs	V_{IL}	-1.0	—	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM44400-60 and MCM4L4400-60, $t_{RC} = 110 \text{ ns}$ MCM44400-70 and MCM4L4400-70, $t_{RC} = 130 \text{ ns}$ MCM44400-80 and MCM4L4400-80, $t_{RC} = 150 \text{ ns}$	I_{CC1}	—	110 100 90	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	—	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} -Only Refresh Cycles ($\overline{CAS} = V_{IH}$) MCM44400-60 and MCM4L4400-60, $t_{RC} = 110 \text{ ns}$ MCM44400-70 and MCM4L4400-70, $t_{RC} = 130 \text{ ns}$ MCM44400-80 and MCM4L4400-80, $t_{RC} = 150 \text{ ns}$	I_{CC3}	—	110 100 90	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{RAS} = V_{IL}$) MCM44400-60 and MCM4L4400-60, $t_{PC} = 45 \text{ ns}$ MCM44400-70 and MCM4L4400-70, $t_{PC} = 45 \text{ ns}$ MCM44400-80 and MCM4L4400-80, $t_{PC} = 50 \text{ ns}$	I_{CC4}	—	110 100 90	mA	1, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM44400 MCM4L4400	I_{CC5}	—	1.0 200	mA μA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM44400-60 and MCM4L4400-60, $t_{RC} = 110 \text{ ns}$ MCM44400-70 and MCM4L4400-70, $t_{RC} = 130 \text{ ns}$ MCM44400-80 and MCM4L4400-80, $t_{RC} = 150 \text{ ns}$	I_{CC6}	—	110 100 90	mA	1
V_{CC} Power Supply Current, Battery Backup Mode — MCM4L4400 Only ($t_{RC} = 125 \mu\text{s}$; $\overline{CAS} = \overline{CAS}$ Before \overline{RAS} Cycling or 0.2 V; \overline{Q} , $\overline{W} = V_{CC} - 0.2 \text{ V}$; $A0 - A9 = V_{CC} - 0.2 \text{ V}$ or 0.2 V; $DQ0 - DQ3 = V_{CC} - 0.2 \text{ V}$ or 0.2 V or OPEN; $t_{RAS} = \text{Min to } 1 \mu\text{s}$)	I_{CC7}	—	300	μA	1, 4
Standby Current $\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ Q = Enable	I_{CC8}	—	5	mA	1
Input Leakage Current ($0 \text{ V} \leq V_{in} \leq 6.5 \text{ V}$)	$I_{Ikg(I)}$	-10	10	μA	
Output Leakage Current ($\overline{CAS} = V_{IH}$, $0 \text{ V} \leq V_{out} \leq 5.5 \text{ V}$)	$I_{Ikg(O)}$	-10	10	μA	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	V_{OH}	2.4	V_{CC}	V	
Output Low Voltage ($I_{OL} = 4.2 \text{ mA}$)	V_{OL}	0	0.4	V	

NOTES:

- Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Column address can be changed once or less while $\overline{RAS} = V_{IL}$.
- Column address can be changed once or less while $\overline{CAS} = V_{IH}$.
- t_{RAS} (max) = 1 μs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μs is applied to functional operating.

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V}$, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Input Capacitance A0 - A9 \overline{G} , \overline{RAS} , \overline{CAS} , \overline{W}	C_{in}	5 7	pF
	I/O Capacitance ($\overline{CAS} = V_{IH}$ to Disable Output) DQ0 - DQ3	$C_{I/O}$	

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^\circ\text{C}$, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

Parameter	Symbol		MCM44400-60 MCM4L4400-60		MCM44400-70 MCM4L4400-70		MCM44400-80 MCM4L4400-80		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RELREL}	t_{RC}	110	—	130	—	150	—	ns	6
Read-Write Cycle Time	t_{RELREL}	t_{RWC}	150	—	180	—	200	—	ns	6
Fast Page Mode Cycle Time	t_{CELCEL}	t_{PC}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Write Cycle Time	t_{CELCEL}	t_{PRWC}	80	—	95	—	100	—	ns	
Access Time from \overline{RAS}	t_{RELQV}	t_{RAC}	—	60	—	70	—	80	ns	7,8,9
Access Time from \overline{CAS}	t_{CELQV}	t_{CAC}	—	15	—	20	—	20	ns	7,9,10,11
Access Time from Column Address	t_{AVQV}	t_{AA}	—	30	—	35	—	40	ns	7,9,11,12
Access Time from Precharge \overline{CAS}	t_{CEHQV}	t_{CPA}	—	35	—	40	—	45	ns	7,9,11
Output Buffer and Turn-Off Delay	t_{CEHQZ}	t_{OFF}	0	15	0	20	0	20	ns	13
Transition Time (Rise and Fall)	t_T	t_T	3	50	3	50	3	50	ns	1
\overline{RAS} Precharge Time	t_{REHREL}	t_{RP}	40	—	50	—	60	—	ns	
\overline{RAS} Pulse Width	t_{RELREH}	t_{RAS}	60	10 k	70	10 k	80	10 k	ns	
\overline{RAS} Pulse Width (Fast Page Mode)	t_{RELREH}	t_{RASP}	—	100 k	—	100 k	—	100 k	ns	
\overline{RAS} Hold Time	t_{CELREH}	t_{RSH}	15	—	20	—	20	—	ns	
\overline{CAS} Hold Time	t_{RELCEH}	t_{CSH}	60	—	70	—	80	—	ns	
\overline{CAS} Precharge to \overline{RAS} Hold Time	t_{CEHREH}	t_{RHCP}	35	—	40	—	45	—	ns	
\overline{CAS} Pulse Width	t_{CELCEH}	t_{CAS}	15	10 k	20	10 k	20	10 k	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RELCEL}	t_{RCD}	20	45	20	50	20	60	ns	14
\overline{RAS} to Column Address Delay Time	t_{RELAV}	t_{RAD}	15	30	15	35	15	40	ns	15
\overline{CAS} to \overline{RAS} Precharge Time	t_{CEHREL}	t_{CRP}	10	—	10	—	10	—	ns	
\overline{CAS} Precharge Time	t_{CEHCEL}	t_{CP}	10	—	10	—	10	—	ns	
Row Address Setup Time	t_{AVREL}	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RELAX}	t_{RAH}	10	—	10	—	10	—	ns	
Column Address Setup Time	t_{AVCEL}	t_{ASC}	0	—	0	—	0	—	ns	

NOTES:

(continued)

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
2. An initial pause of 100 μs is required after power-up followed by 8 initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle) before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements assume $t_T = 5.0 \text{ ns}$.
5. In delayed write or read modify write cycles, must disable output buffer prior to applying data to the device.
6. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
7. Measured with a current load equivalent to 2 TTL ($-200 \mu\text{A}$, $+4 \text{ mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
8. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , and t_{CPA} is delayed for 2 ns to 5 ns for the specified value. These parameters should be in the test mode cycle by adding the above value to the specified value in the data sheet.
10. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
11. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
12. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
13. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
14. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
15. Operation within the $t_{RAD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .

3

READ, WRITE, AND READ-WRITE CYCLES (Continued)


Parameter	Symbol		MCM44400-60 MCM4L4400-60		MCM44400-70 MCM4L4400-70		MCM44400-80 MCM4L4400-80		Unit	Notes	
	Std	Alt	Min	Max	Min	Max	Min	Max			
Column Address Hold Time	t _{CE} LAX	t _{CA} H	15	—	15	—	15	—	ns		
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{AV} REH	t _{RA} L	30	—	35	—	40	—	ns		
Read Command Setup Time	t _{WH} CEL	t _{RC} S	0	—	0	—	0	—	ns		
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CE} HWX	t _{RC} H	0	—	0	—	0	—	ns	16	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RE} HWX	t _{RR} H	0	—	0	—	0	—	ns	16	
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CE} LWH	t _{WC} H	15	—	15	—	15	—	ns		
Write Command Pulse Width	t _{WL} WH	t _{WP}	10	—	10	—	10	—	ns		
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WL} REH	t _{RW} L	15	—	20	—	20	—	ns		
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{WL} CEH	t _{CW} L	15	—	20	—	20	—	ns		
Data in Setup Time	t _{DV} CEL	t _{DS}	0	—	0	—	0	—	ns	17	
Data in Hold Time	t _{CE} LDX	t _{DH}	15	—	15	—	15	—	ns	17	
Refresh Period	MCM44400 MCM4L4400	t _R VRV	t _R FSH	—	16 128	—	16 128	—	16 128	ms	
Write Command Setup Time	t _{WL} CEL	t _{WC} S	0	—	0	—	0	—	ns	18	
$\overline{\text{CAS}}$ to Write Delay	t _{CE} LWL	t _{CW} D	35	—	45	—	45	—	ns	18	
$\overline{\text{RAS}}$ to Write Delay	t _{RE} LWL	t _{RW} D	80	—	95	—	105	—	ns	18	
Column Address to Write Delay Time	t _{AV} WL	t _{AW} D	50	—	60	—	65	—	ns	18	
$\overline{\text{CAS}}$ Precharge to Write Delay Time (Page Mode)	t _{CE} HWL	t _{CP} WD	55	—	65	—	70	—	ns	18	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RE} LCEL	t _{CS} R	10	—	10	—	10	—	ns		
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RE} LCEH	t _{CH} R	10	—	10	—	10	—	ns		
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t _{RE} HCEL	t _{RP} C	10	—	10	—	10	—	ns		
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Time	t _{CE} HCEL	t _{CP} T	40	—	40	—	40	—	ns		
$\overline{\text{G}}$ Access Time	t _{GL} QV	t _{GA}	—	15	—	20	—	20	ns	7	
$\overline{\text{G}}$ to Data Delay	t _{GL} HDX	t _{GD}	15	—	20	—	20	—	ns		
Output Buffer Turn-Off Delay Time from $\overline{\text{G}}$	t _{GH} QZ	t _{GZ}	0	15	0	20	0	20	ns	13	
$\overline{\text{G}}$ Command Hold Time	t _{WL} GL	t _{GH}	15	—	20	—	20	—	ns		
Write Command Setup Time (Test Mode)	t _{WL} REL	t _{WT} S	0	—	0	—	0	—	ns		
Write Command Hold Time (Test Mode)	t _{RE} LWH	t _{WT} H	10	—	10	—	10	—	ns		
Write to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{WH} REL	t _{WR} P	0	—	0	—	0	—	ns		
Write to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{RE} LWL	t _{WR} H	10	—	10	—	10	—	ns		

16. Either t_{RR}H or t_{RC}H must be satisfied for a read cycle.


17. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in read-write cycles.

18. t_{WC}S, t_{RW}D, t_{CW}D, t_{AW}D, and t_{CP}WD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WC}S ≥ t_{WC}S (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CW}D ≥ t_{CW}D (min), t_{RW}D ≥ t_{RW}D (min), t_{AW}D ≥ t_{AW}D (min), and t_{CP}WD ≥ t_{CP}WD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




\bar{G} CONTROLLED WRITE CYCLE



READ-WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




3

RAS-ONLY REFRESH CYCLE
(W and G are Don't Care)




3


CAS BEFORE RAS REFRESH CYCLE
(G and A0 - A9 are Don't Care)



HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



DEVICE INITIALIZATION

On power-up, an initial pause of 100 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{RAS}}$) and column address strobe ($\overline{\text{CAS}}$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the 1M x 4 RAM: **$\overline{\text{RAS}}$ -only refresh cycle**, **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle**, and **page mode**. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write ($\overline{\text{W}}$) input level must be high (V_{IH}), t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both $\overline{\text{CAS}}$ and output enable ($\overline{\text{G}}$) control read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum and $\overline{\text{G}}$ must be active $t_{RAC} - t_{GA}$ (both minimum) after $\overline{\text{RAS}}$ active transition to guarantee valid data out (Q) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded and/or $\overline{\text{G}}$ active transition does not occur in time, read access time is determined by either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock active transition (t_{CAC} or t_{GA}).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for minimum times of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition,

respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{PP} to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the $\overline{\text{CAS}}$ and $\overline{\text{G}}$ clocks are active. When either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock transitions to inactive, the output will switch to High Z (three-state) t_{OFF} or t_{GZ} after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{\text{W}}$ to active (V_{IL}). Early and late write modes are distinguished by the active transition of $\overline{\text{W}}$, with respect to $\overline{\text{CAS}}$. Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{PP} apply to write mode, as in the read mode.

An early write cycle is characterized by $\overline{\text{W}}$ active transition at minimum time t_{WCS} before $\overline{\text{CAS}}$ active transition. Data in (D) is referenced to $\overline{\text{CAS}}$ in an early write cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because $\overline{\text{W}}$ active transition precedes or coincides with $\overline{\text{CAS}}$ active transition, keeping data-out buffers and $\overline{\text{G}}$ disabled.

A late write cycle (referred to as $\overline{\text{G}}$ -controlled write) occurs when $\overline{\text{W}}$ active transition is made after $\overline{\text{CAS}}$ active transition. $\overline{\text{W}}$ active transition could be delayed for almost 10 microseconds after $\overline{\text{CAS}}$ active transition, ($t_{RCD} + t_{CWD} + t_{RWL} + 2t_T$) $\leq t_{RAS}$, if other timing minimums (t_{RCD} , t_{RWL} , and t_T) are maintained. D is referenced to $\overline{\text{W}}$ active transition in a late write cycle. Output buffers are enabled by $\overline{\text{CAS}}$ active transition but outputs are switched off by $\overline{\text{G}}$ inactive transition, which is required to write to the device. Q may be indeterminate (see note 18 of the AC Operating Conditions table). $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ must remain active for t_{RWL} and t_{CWL} , respectively, after $\overline{\text{W}}$ active transition to complete the write cycle. $\overline{\text{G}}$ must remain inactive for t_{GH} after $\overline{\text{W}}$ active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except $\overline{\text{W}}$ must remain high for t_{CWD} minimum after the $\overline{\text{CAS}}$ active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (t_{CAC}) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_{RAC} . Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_{IH} and V_{IL} . The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum t_{CP} , while $\overline{\text{RAS}}$ remains low (V_{IL}). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM44400 require refresh every 16 milliseconds, while refresh time for the MCM4L4400 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM44400, and 124.8 microseconds for the MCM4L4400. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM44400 and 128 milliseconds on the MCM4L4400.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, **$\overline{\text{RAS}}$ -only refresh**, **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh**, and **hidden refresh** are available on this device for greater system flexibility.

$\overline{\text{RAS}}$ -Only Refresh

$\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode entry) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram**.

The test can be performed after a minimum of eight **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$** initialization cycles. Test procedure:

1. Write "0"s into all memory cells with normal write mode.
2. Select a column address, read "0" out and write "1" into the cell by performing the **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, read-write cycle**. Repeat this operation 1024 times.
3. Read the "1"s which were written in step 2 in normal read mode.
4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, read-write cycle**. Repeat this operation 1024 times.
5. Read "0"s which were written in step 4 in normal read mode.
6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of


the device. See following truth table and test mode block diagram.

\overline{W} , \overline{CAS} before \overline{RAS} timing puts the device in **Test Mode** as shown in the test mode timing diagram. A **\overline{CAS} before \overline{RAS}** or a **\overline{RAS} -only refresh cycle** puts the device back into normal mode. Refresh is performed in test mode by using a **\overline{W} , \overline{CAS} before \overline{RAS} refresh cycle** which uses internal refresh address counter.


TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0	0	0	1
1	1	1	1	1	1
—	Any Other				0


\overline{W} , \overline{CAS} BEFORE \overline{RAS} REFRESH CYCLE (TEST MODE ENTRY) (\overline{G} and A0 – A9 are Don't Care)




TEST MODE — READ CYCLE



TEST MODE — EARLY WRITE CYCLE



ORDERING INFORMATION
(Order by Full Part Number)



Full Part Numbers —	MCM44400N60	MCM44400N60R2	MCM44400Z60
	MCM44400N70	MCM44400N70R2	MCM44400Z70
	MCM44400N80	MCM44400N80R2	MCM44400Z80
	MCM4L4400N60	MCM4L4400N60R2	MCM4L4400Z60
	MCM4L4400N70	MCM4L4400N70R2	MCM4L4400Z70
	MCM4L4400N80	MCM4L4400N80R2	MCM4L4400Z80

3

NOTE: For mechanical data, please see Chapter 10.