




# 128Kx32 SRAM MODULE

## FEATURES

- Access Time 20nS
- MIL-STD-883 Compliant Devices Available
- Packaging
  - 66-pin, PGA Type, 1.185 inch square HIP, Hermetic Ceramic Package, Industry Standard Pinout, SMD Number 5962-93187-09HXX
  - 68 lead, 40mm, Hermetic CQFP


- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS128K32-XHX - 13 grams typical
  - WS128K32-XG4X - 20 grams typical

FIG. 1 PIN CONFIGURATION FOR WS128K32N-20HX, SMD 5962-93187-09HXX



SID2301

FIG. 2 PIN CONFIGURATION FOR WS128K32-20G4X





**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature Range	T <sub>STG</sub>	-65	+150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V
Signal Voltages Any Pin	V <sub>G</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Junction Temperature	T <sub>J</sub>		150	°C

**TRUTH TABLE**

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C

**CAPACITANCE**  
(@ T<sub>A</sub> = +25°C)

Test	Symbol	Conditions	Limits		Unit
			Min	Max	
$\overline{OE}$ capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz		50	pF
$\overline{WE}$ 1-4 capacitance	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz		30	pF
$\overline{CS}$ 1-4 capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz		30	pF
D0 - D31 capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz		30	pF
A0 - A16 capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz		50	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	-20			Units
			Min	Typ	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND to V <sub>CC</sub>			10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>			10	μA
Operating Supply Current x32 mode	I <sub>CCX32</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		430	750	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> , Duty Cycle = 100%		60	100	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.5			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = 4.5	2.4			V

**DATA RETENTION CHARACTERISTICS**

(T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	-20			Units
			Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - 2V$	2.0		5.5	V
Data Retention Current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3V		0.1	8.5	mA

2 SRAM MODULES



AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-20		Units
		Min	Max	
<b>Read Cycle</b>				
Read Cycle Time	t <sub>RC</sub>	20		nS
Address Access Time	t <sub>AA</sub>		20	nS
Output Hold from Address Change	t <sub>OH</sub>	4		nS
Chip Select Access Time	t <sub>ACS</sub>		20	nS
Output Enable to Output Valid	t <sub>OE</sub>		15	nS
Chip Select to Output in Low Z	t <sub>CLZ'</sub>	4		nS
Output Enable to Output in Low Z	t <sub>OLZ'</sub>	4		nS
Chip Select to Output in High Z	t <sub>CHZ'</sub>		12	nS
Output Enable to Output in High Z	t <sub>OHZ'</sub>		12	nS

1. This parameter is guaranteed by design but not tested.


AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-20		Units
		Min	Max	
<b>Write Cycle</b>				
Write Cycle Time	t <sub>WC</sub>	20		nS
Chip Select to End of Write	t <sub>CW</sub>	15		nS
Address Valid to End of Write	t <sub>AW</sub>	15		nS
Data Valid to End of Write	t <sub>DW</sub>	12		nS
Write Pulse Width	t <sub>WP</sub>	15		nS
Address Setup Time	t <sub>AS</sub>	0		nS
Address Hold Time	t <sub>AH</sub>	0		nS
Output Active from End of Write	t <sub>OW'</sub>	4		nS
Write Enable to Output in High Z	t <sub>WHZ'</sub>		10	nS
Data Hold Time	t <sub>DH</sub>	0		nS

1. This parameter is guaranteed by design but not tested.

FIG. 3 AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

$V_z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
Tester Impedance  $Z_0 = 75 \Omega$ .  
 $V_z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.



FIG. 4  
TIMING WAVEFORM - READ CYCLE




FIG. 5  
WRITE CYCLE -  $\overline{WE}$  CONTROLLED  
(OE IS INACTIVE - HIGH)






FIG. 6  
WRITE CYCLE -  $\overline{CS}$  CONTROLLED




NOTE: Output enable ( $\overline{OE}$ ) is inactive (HIGH).



**FIG. 7**  
**PACKAGE DIMENSIONS**  
**(16A06)**



**FIG. 8**  
**PACKAGE DIMENSIONS**  
**(14A15)**





ORDERING INFORMATION

W S 128K 32 X - XXX X X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- H = Ceramic hex-in-line package
- HS = Ceramic hex-in-line package, no shoulders
- G4= 40 mm Ceramic Quad Flat Pack

ACCESS TIME in nS

IMPROVEMENT MARK:

- N = No Connect at pin 8, 21, 28 and 39
- Blank = GND at 8, 21, 28 and 39

ORGANIZATION, 128K x 32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS