

**DESCRIPTION**

The MH1M08A0AJ/JA is 1048576-word × 8-bit dynamic RAM and consists of two industry standard 1M × 4 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required.



**FEATURES**

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH1M08A0AJ-6 MH1M08A0AJA-6	60	120	800
MH1M08A0AJ-7 MH1M08A0AJA-7	70	140	700
MH1M08A0AJ-8 MH1M08A0AJA-8	80	160	600

- Utilizes industry standard 4M RAMs in SOJ and 1M RAM in SOJ
- 30 pins Single in-line Package
- Single +5V ( $\pm 10\%$ ) supply operation
- Low stand by power dissipation..... 11mW (max)
- Low operation power dissipation
  - MH1M08A0AJ-6/MH1M08A0AJA-6 ..... 1.10W (max)
  - MH1M08A0AJ-7/MH1M08A0AJA-7 ..... 0.94W (max)
  - MH1M08A0AJ-8/MH1M08A0AJA-8 ..... 0.83W (max)
- All inputs, output TTL compatible and low capacitance
- Includes (0.22  $\mu$ F  $\times$  2) decoupling capacitors
- 1024 refresh cycles every 16.4ms (A<sub>0</sub>~A<sub>9</sub>)

**APPLICATION**

Main-memory unit for computers, Microcomputer memory, Refresh memory for CRT

**PIN CONFIGURATION(TOP VIEW) (Single side)****BLOCK DIAGRAM**

**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM****FUNCTION**

The MH1M08A0AJ/JA provide, in addition to normal read, write a number of other functions, e.g., fast page mode, RAS only refresh. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Input/Output Input Output	Refresh	Remark
	RAS	CAS	W	Row address	Column address	VLD			
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Fast page mode identical
Write(Early write)	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	APD	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Stand by	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active. NAC : nonactive. DNC : don't care. VLD : valid. IVD : Invalid. APD : applied. OPN : open

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		- 1~7	V
Vi	Input voltage	With respect to Vss	- 1~7	V
Vo	Output voltage		- 1~7	V
Io	Output current		50	mA
Pd	Power dissipation	Ta = 25 °C	2	W
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		- 40~125	°C

**RECOMMENDED OPERATING CONDITIONS (Ta = 0~70 °C, unless otherwise noted) (Note 1)**

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.4		6.5	V
VIL	Low-level input voltage, all inputs	- 2.0		0.8	V

Note 1 : All voltage values are with respect to Vss.

**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM**

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{OH}$	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		$V_{CC}$	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
$I_{OZ}$	Off-state output current	$Q$ floating $0V \leq V_{OUT} \leq 5.5V$	-10		10	$\mu\text{A}$
$I_I$	Input current	$0V \leq V_{IN} \leq 6.5V$ , Other inputs pins=0V	-10		10	$\mu\text{A}$
$I_{CC1(AV)}$	Average supply current from $V_{CC}$ , operating (Note 3, 4)	$MH1M08A0A-6$	$RAS, CAS$ cycling		200	mA
		$MH1M08A0A-7$	$t_{CR} = t_{WC} = \text{min.}$		170	
		$MH1M08A0A-8$	output open		150	
$I_{CC2(AV)}$	Supply current from $V_{CC}$ , stand-by	$RAS = CAS = V_{IH}$ , output open			4	mA
		$RAS = CAS \geq V_{CC} - 0.5$			2	
$I_{CC3(AV)}$	Average supply current from $V_{CC}$ , refreshing (Note 3)	$MH1M08A0A-6$	$RAS$ cycling, $CAS = V_{IH}$		200	mA
		$MH1M08A0A-7$	$t_{RC} = \text{min.}$		170	
		$MH1M08A0A-8$	output open		150	
$I_{CC4(AV)}$	Average supply current from $V_{CC}$ Fast-Page-Mode (Note 3, 4)	$MH1M08A0A-6$	$RAS = V_{IL}, CAS$ cycling		200	mA
		$MH1M08A0A-7$	$t_{PC} = \text{min.}$		170	
		$MH1M08A0A-8$	output open		150	
$I_{CC6(AV)}$	Average supply current from $V_{CC}$ , $CAS$ before $RAS$ refresh mode (Note 3)	$MH1M08A0A-6$	$CAS$ before $RAS$ refresh cycling		170	mA
		$MH1M08A0A-7$	$t_{RC} = \text{min.}$		150	
		$MH1M08A0A-8$	output open		130	

Note 2 : Current flowing into an IC is positive, out is negative.

3 :  $I_{CC1(AV)}$ ,  $I_{CC3(AV)}$  and  $I_{CC4(AV)}$  are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4 :  $I_{CC1(AV)}$  and  $I_{CC4(AV)}$  are dependent on output loading. Specified values are obtained with the output open.

**CAPACITANCE** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{i(A)}$	Input capacitance, address inputs				25	pF
$C_{i(w)}$	Input capacitance, write control input	$V_i = V_{SS}$			20	pF
$C_{i(RAS)}$	Input capacitance, $RAS$ input	$f = 1\text{MHz}$			20	pF
$C_{i(CAS)}$	Input capacitance, $CAS$ input	$V_i = 25\text{mVRms}$			20	pF
$C_{i/o}$	Input/Output capacitance, data ports				15	pF

**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM**

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, See notes 5, 12, 13)

Symbol	Parameter	Limits						Unit	
		MH1M08A0A-6		MH1M08A0A-7		MH1M08A0A-8			
		Min	Max	Min	Max	Min	Max		
tCAC	Access time from $\overline{CAS}$ (Note 6, 7)		15		20		20	ns	
trAC	Access time from $\overline{RAS}$ (Note 6, 8)		60		70		80	ns	
tAA	Column Address access time (Note 6, 9)		30		35		40	ns	
tCPA	Access time from $\overline{CAS}$ precharge (Note 6, 10)		35		40		45	ns	
tCLZ	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5		ns	
toFF	Output disable time after $\overline{CAS}$ high (Note 11)	0	15	0	20	0	20	ns	

Note 5: An initial pause of 500  $\mu s$  is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a  $\overline{RAS}$  clock such as  $\overline{RAS}$ -Only refresh).

Note the  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods (greater than 16.4ms) of  $\overline{RAS}$  inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assumes that  $trCD \geq trCD(\max)$  and  $tASC \geq tASC(\max)$ .

8: Assumes that  $trCD \leq trCD(\max)$  and  $tRAD \leq tRAD(\max)$ . If  $trCD$  or  $tRAD$  is greater than the maximum recommended value shown in this table, trAC will increase by amount that  $trCD$  or  $tRAD$  exceeds the value shown.

9: Assumes that  $tRAD \geq tRAD(\max)$  and  $tASC \leq tASC(\max)$ .

10: Assumes that  $tCP \leq tCP(\max)$  and  $tASC \geq tASC(\max)$ .

11: toFF(max) defines the time at which the output achieves the high impedance state ( $|I_{OUT}| \leq 10 \mu A$ ) and is not reference to  $V_{OH}(\min)$  or  $V_{OL}(\max)$ .

**TIMING REQUIREMENTS (For Read, Write, Refresh, and Fast Page Cycles)**

( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, See notes 12, 13)

Symbol	Parameter	Limits						Unit	
		MH1M08A0A-6		MH1M08A0A-7		MH1M08A0A-8			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		16.4		16.4		16.4	ms	
trP	$\overline{RAS}$ high pulse width	50		60		70		ns	
trCD	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 14)	20	45	20	50	20	60	ns	
trCP	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low	10		10		10		ns	
trPC	Delay time, $\overline{RAS}$ high to $\overline{CAS}$ low	0		0		0		ns	
tCPN	$\overline{CAS}$ high pulse width	10		10		10		ns	
tRAD	Column address delay time from $\overline{RAS}$ low (Note 15)	15	30	15	35	20	40	ns	
tASR	Row address setup time before $\overline{RAS}$ low	0		0		0		ns	
tASC	Column address setup time before $\overline{CAS}$ low (Note 16)	0	10	0	10	0	15	ns	
tRAH	Row address hold time after $\overline{RAS}$ low	10		10		15		ns	
tCAH	Column address hold time after $\overline{CAS}$ low	15		15		20		ns	
tt	Transition time (Note 17)	3	50	3	50	3	50	ns	

Note 12: The timing requirements are assumed  $tt = 5$ ns.

13:  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals.

14:  $trCD(\max)$  is specified as a reference point only. If  $trCD$  is less than  $trCD(\max)$ , access time is  $trAC$ . If  $trCD$  is greater than  $trCD(\max)$ , access time is controlled exclusively by tAA.  $trCD(\min)$  is specified as  $trCD(\min) = tRAH(\min) + 2tT + tASC(\min)$ .

15:  $tRAD(\max)$  is specified as a reference point only. If  $tRAD \geq tRAD(\max)$  and  $tASC \leq tASC(\max)$ , access time is controlled exclusively by tAA.

16:  $tASC(\max)$  is specified as a reference point only. If  $trCD \geq trCD(\max)$  and  $tASC \geq tASC(\max)$ , access time is controlled exclusively by tCAC.

17: tt is measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$ .

**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM****Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit	
		MH1M08A0A-6		MH1M08A0A-7		MH1M08A0A-8			
		Min	Max	Min	Max	Min	Max		
t <sub>RC</sub>	Read cycle time	120		140		160		ns	
t <sub>RAS</sub>	RAS low pulse width	60	10000	70	10000	80	10000	ns	
t <sub>CAS</sub>	CAS low pulse width	15	10000	20	10000	20	10000	ns	
t <sub>CSC</sub>	CAS hold time after RAS low	60		70		80		ns	
t <sub>RSH</sub>	RAS hold time after CAS low	15		20		20		ns	
t <sub>RCS</sub>	Read Setup time before CAS low	0		0		0		ns	
t <sub>RCH</sub>	Read hold time after CAS high (Note 18)	0		0		0		ns	
t <sub>RRH</sub>	Read hold time after RAS high (Note 18)	10		10		10		ns	
t <sub>RAL</sub>	Column address to RAS hold time	30		35		40		ns	

Note 18 : Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

**Write Cycle(Early Write)**

Symbol	Parameter	Limits						Unit	
		MH1M08A0A-6		MH1M08A0A-7		MH1M08A0A-8			
		Min	Max	Min	Max	Min	Max		
t <sub>WC</sub>	Write cycle time	120		140		160		ns	
t <sub>RAS</sub>	RAS low pulse width	60	10000	70	10000	80	10000	ns	
t <sub>CAS</sub>	CAS low pulse width	15	10000	20	10000	20	10000	ns	
t <sub>CSC</sub>	CAS hold time after RAS low	60		70		80		ns	
t <sub>RSH</sub>	RAS hold time after CAS low	15		20		20		ns	
t <sub>WCS</sub>	Write setup time before CAS low	0		0		0		ns	
t <sub>WCH</sub>	Write hold time after CAS low	10		15		15		ns	
t <sub>CWL</sub>	CAS hold time after W low	15		20		20		ns	
t <sub>WRWL</sub>	RAS hold time after W low	15		20		20		ns	
t <sub>WP</sub>	Write pulse width	10		15		15		ns	
t <sub>DS</sub>	Data setup time before CAS low or W low	0		0		0		ns	
t <sub>DH</sub>	Data hold time after CAS low or W low	10		15		15		ns	

**Fast-Page Mode Cycle(Read, Early Write, Read-Write Cycle) (Note 19)**

Symbol	Parameter	Limits						Unit	
		MH1M08A0A-6		MH1M08A0A-7		MH1M08A0A-8			
		Min	Max	Min	Max	Min	Max		
t <sub>PC</sub>	Fast page mode read/write cycle time	40		45		50		ns	
t <sub>RAS</sub>	RAS low pulse width for read write cycle (Note 20)	100	100000	115	100000	135	100000	ns	
t <sub>CP</sub>	CAS high pulse width (Note 21)	10	15	10	15	10	20	ns	
t <sub>CPRH</sub>	RAS hold time after CAS precharge	35		40		45		ns	

Note 19 : All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.


20 : t<sub>RAS</sub>(min) is specified as two cycles of CAS input are performed.

21 : t<sub>CP</sub>(max) is specified as a reference point only.

**CAS before RAS Refresh Cycle (Note 22)**

Symbol	Parameter	Limits						Unit	
		MH1M08A0A-6		MH1M08A0A-7		MH1M08A0A-8			
		Min	Max	Min	Max	Min	Max		
t <sub>CSR</sub>	CAS setup time before RAS low	10		10		10		ns	
t <sub>CHR</sub>	CAS hold time after RAS low	10		15		15		ns	
t <sub>RSR</sub>	Read setup time before RAS low	10		10		10		ns	
t <sub>RHR</sub>	Read hold time after RAS low	10		15		15		ns	

Note 22 : Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM****Timing Diagrams (Note 23)****Read Cycle**


Note 23






Indicates the don't care input.


**FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM**

**Write Cycle(Early Write)**



**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM****RAS only Refresh Cycle****CAS before RAS Refresh Cycle**

FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM**Hidden Refresh Cycle(Read)**

**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM****Fast-Page-Mode Read Cycle**

**MH1M08A0AJ-6,-7,-8/MH1M08A0AJA-6,-7,-8****FAST PAGE MODE 8388608-BIT(1048576-WORD BY 8-BIT)DYNAMIC RAM****Fast-Page-Mode Early Write Cycle**