

**Document Title****Multi-Chip Package MEMORY****128M Bit (8Mx16) Nand Flash Memory / 64M Bit (4Mx16) U $\bar{t}$ RAM / 32M Bit (2Mx16) U $\bar{t}$ RAM / 8M Bit (512Kx16) SRAM****Revision History**

<b><u>Revision No.</u></b>	<b><u>History</u></b>	<b><u>Draft Date</u></b>	<b><u>Remark</u></b>
0.0	Initial draft.	November 22, 2002	Preliminary
1.0	Finalize <NAND Flash> - Correct the some minor mis-spelling <64M U $\bar{t}$ RAM> - Changed Power Up sequence and Wake Up sequence <SRAM> - Changed operation current(Max)- Icc2 from 40mA to 35mA	May 20. 2003	Final
1.1	<NAND> - Corrected the FLASH READ1 OPERATION(READ ONE PAGE) timing in Page 24.	October 28. 2003	Final

Note : For more detailed features and specifications including FAQ, please refer to Samsung's web site.  
[http://samsungelectronics.com/semiconductors/products/products\\_index.html](http://samsungelectronics.com/semiconductors/products/products_index.html)

---

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.

**Multi-Chip Package MEMORY****128M Bit (8Mx16) Nand Flash Memory / 64M Bit (4Mx16) U $\tau$ RAM / 32M Bit (2Mx16) U $\tau$ RAM / 8M Bit (512Kx16) SRAM****FEATURES**

- Power Supply Voltage
  - Flash : 2.7 ~ 3.1V
  - U $\tau$ RAM(32M, 64M) : 2.7 ~ 3.1V
  - SRAM : 2.7 ~ 3.1V
- Organization
  - Flash : (8M + 256K)bit x 16bit
  - U $\tau$ RAM(64M) : 4M x 16 bit
  - U $\tau$ RAM(32M) : 2M x 16 bit
  - SRAM : 512K x 16 bit
- Access Time
  - Flash : Random Access : 10 $\mu$ s(Max.),  
Serial Page Access : 50ns(Min.)
  - U $\tau$ RAM(64M) : 70ns
  - U $\tau$ RAM(32M) : 85ns
  - SRAM : 55ns
- Power Consumption (typical value)
  - Flash Read Current : 10 mA(@20MHz)  
Program/Erase Current : 10 mA  
Standby Current : 10  $\mu$ A
  - U $\tau$ RAM(64M) Operating Current : 35mA  
Standby Current : 80 $\mu$ A
  - U $\tau$ RAM(32M) Operating Current : 30mA  
Standby Current : 80 $\mu$ A
  - SRAM Operating Current : 30mA  
Standby Current : 0.5 $\mu$ A
- Flash Automatic Program and Erase
  - Page Program : (256 + 8)Word
  - Block Erase : (8K + 256)Word
- Flash Fast Write Cycle Time
  - Program time : 200 $\mu$ s(Typ.)
  - Block Erase Time : 2ms(Typ.)
- U $\tau$ RAM Support Deep Power Down : Memory cell data holds invalid
- SRAM Low Data Retention Voltage : 1.5V(Min.)
- Flash Endurance : 100,000 Program/Erase Cycles Minimum
- Flash Data Retention : 10 years
- Operating Temperature : -25°C ~ 85°C
- Package : 87 - ball TBGA Type - 10 x 12mm, 0.8 mm pitch

**GENERAL DESCRIPTION**

The KBC00A6A0M is a Multi Chip Package Memory which combines 128Mbit Nand Flash and 64Mbit Unit Transistor CMOS RAM and 32Mbit Unit Transistor CMOS RAM and 8Mbit SRAM.

128Mbit NAND Flash memory is organized as 8M x16 bit and 64Mbit U $\tau$ RAM is organized as 4M x16 bit and 32Mbit U $\tau$ RAM is organized as 2M x16 bit and 8Mbit SRAM is organized as 512K x16 bit. In 128Mb NAND Flash a 264-word page program can be typically achieved within 200 $\mu$ s and an 8K-word block erase can be typically achieved within 2ms. In serial read operation, a word can be read by 50ns. DQ Pins serve as the ports for address and data input/output as well as command inputs. Even the write-intensive systems can take advantage of the FLASH's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications.

The 64Mbit(32Mbit) U $\tau$ RAM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports deep power down mode for low standby current.


The 8Mbit SRAM is fabricated by SAMSUNG's advanced full CMOS process technology. The device supports low data retention voltage for battery back-up operation with low data retention current.

The KBC00A6A0M is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption.

This device is available in 87-ball TBGA Type.

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

## PIN CONFIGURATION



87-TBGA: Top View (Ball Down)

## PIN DESCRIPTION

Ball Name	Description	Ball Name	Description
A <sub>0</sub> to A <sub>18</sub>	Address Input Balls (U <sub>t</sub> RAM1,U <sub>t</sub> RAM2,SRAM)	R/ $\overline{B}$	Ready/Busy (Flash Memory)
A <sub>19</sub> to A <sub>20</sub>	Address Input Balls (U <sub>t</sub> RAM1, U <sub>t</sub> RAM2)	$\overline{ZZ1}$	Deep Power Down (U <sub>t</sub> RAM1)
A <sub>21</sub>	Address Input Balls (U <sub>t</sub> RAM1)	$\overline{ZZ2}$	Deep Power Down (U <sub>t</sub> RAM2)
DQ <sub>0</sub> to DQ <sub>15</sub>	Data Input/Output Balls (Common)	$\overline{CE}$	Chip Enable (Flash Memory)
$\overline{WP}$	Write Protection (Flash Memory)	$\overline{CSu1}$	Chip Select (U <sub>t</sub> RAM1)
V <sub>CCF</sub>	Power Supply (Flash Memory)	$\overline{CSu2}$	Chip Select (U <sub>t</sub> RAM2)
V <sub>CCu</sub>	Power Supply (U <sub>t</sub> RAM1,U <sub>t</sub> RAM2)	$\overline{CS1s}$	Chip Select (SRAM)
V <sub>CCs</sub>	Power Supply (SRAM)	CS2s	Chip Select (SRAM)
V <sub>CCqu</sub>	Data Out Power (U <sub>t</sub> RAM1,U <sub>t</sub> RAM2)	$\overline{WE}$	Write Enable (Common)
V <sub>SS</sub>	Ground (Common)	$\overline{OE}$	Output Enable (U <sub>t</sub> RAM1,U <sub>t</sub> RAM2, SRAM)
$\overline{UB}$	Upper Byte Enable (U <sub>t</sub> RAM1,U <sub>t</sub> RAM2, SRAM)	$\overline{RE}$	Read Enable (Flash Memory)
$\overline{LB}$	Lower Byte Enable (U <sub>t</sub> RAM1,U <sub>t</sub> RAM2, SRAM)	NC	No Connection
ALE	Address Latch Enable (Flash Memory)	DNU	Do Not Use
CLE	Command Latch Enable (Flash Memory)		

1. U<sub>t</sub>RAM1: 64Mbit U<sub>t</sub>RAM,  
U<sub>t</sub>RAM2: 32Mbit U<sub>t</sub>RAM

## ORDERING INFORMATION

K B C 00 A 6 A 0 M - T 403										
Samsung MCP(4 Chip) Memory			Access Time 403 : NAND Flash: 50ns U <sub>t</sub> RAM(64Mbit): 70ns U <sub>t</sub> RAM(32Mbit): 85ns SRAM: 55ns							
Device Type NAND Flash+U <sub>t</sub> RAM+U <sub>t</sub> RAM +SRAM			Package T : TBGA							
NOR Flash Density , V <sub>CC</sub> , Org. 00 : NONE			Version M : 1st Generation							
NAND Flash Density , V <sub>CC</sub> , Org. A : 128Mbit, 3.0V, x16			SDRAM Density , V <sub>CC</sub> , Org. 0 : NONE							
U <sub>t</sub> RAM Density , V <sub>CC</sub> /V <sub>CCq</sub> , Org. 6 : 64Mbit+32Mbit, 3.0V/3.0V, x16			SRAM Density , V <sub>CC</sub> , Org. A : 8Mbit, 3.0V, x16							

Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. Flash ARRAY ORGANIZATION



	DQ 0	DQ 1	DQ 2	DQ 3	DQ 4	DQ 5	DQ 6	DQ 7	DQ8 to 15	
1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7	L*	Column Address
2nd Cycle	A9	A10	A11	A12	A13	A14	A15	A16	L*	Row Address
3rd Cycle	A17	A18	A19	A20	A21	A22	A23	L*	L*	(Page Address)

**NOTE :** Column Address : Starting Address of the Register.

\* L must be set to "Low".

## NAND FLASH PRODUCT INTRODUCTION

The NAND Flash Memory is a 132Mbit(138,412,032 bit) memory organized as 32,768 rows(pages) by 264 columns. Spare eight columns are located from column address of 256~263. A 264-word data register is connected to memory cell arrays accommodating data transfer between the DQ buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected like NAND structure. Each of the 16 cells resides in a different page. A block consists of the 32 pages formed by one NAND structures, totaling 8448 NAND structures of 16 cells. The array organization is shown in Figure 2. Program and read operations are executed on a page basis, while erase operation is executed on a block basis. The memory array consists of 1024 blocks, and a block is separately erasable by 8K-Word unit. It indicates that the bit by bit erase operation is prohibited on the NAND Flash Memory.

The NAND Flash Memory has addresses multiplexed with lower 8 DQ's. The NAND Flash allows sixteen bit wide data transport into and out of page registers. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through DQ's by bringing  $\overline{WE}$  to low while  $\overline{CE}$  is low. Data is latched on the rising edge of  $\overline{WE}$ . Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the DQ pins. All commands require one bus cycle except Page Program command and Block Erase command which require two cycles: one cycle for setup and another for execution. The 32K-word physical space requires 24 addresses, thereby requiring three cycles for word-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following required command input. In Block Erase operation, however, only two row address cycles are used. Device operations are selected by writing specific commands into command register. Table 1 defines the specific commands of the Flash Memory.

**Table 1. COMMAND SETS**

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read 1	00h	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	O
Page Program	80h	10h	
Block Erase	60h	D0h	
Read Status	70h	-	O

Caution : Any undefined command inputs are prohibited except for above command set of Table1.

Table 2. FLASH MEMORY OPERATIONS TABLE

CLE	ALE	CE	WE	RE	WP	Mode	
H	L	L		H	X	Read Mode	Command Input
L	H	L		H	X		Address Input(3clock)
H	L	L		H	H	Write Mode	Command Input
L	H	L		H	H		Address Input(3clock)
L	L	L		H	H	Data Input	
L	L	L	H		X	Data Output	
X	X	X	X	H	X	During Read(Busy)	
X	X	X	X	X	H	During Program(Busy)	
X	X	X	X	X	H	During Erase(Busy)	
X	X <sup>(1)</sup>	X	X	X	L	Write Protect	
X	X	H	X	X	0V/Vcc <sup>(2)</sup>	Stand-by	

NOTE: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. WP should be biased to CMOS high or CMOS low for standby.

Table 3. U<sub>r</sub>RAM OPERATIONS TABLE

$\overline{CS_u}$	$\overline{ZZ}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	DQ0-7	DQ8-15	Mode	Power
H	H	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>(1)</sup>	L	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Deep Power Down
L	H	X <sup>(1)</sup>	X <sup>(1)</sup>	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X <sup>(1)</sup>	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X <sup>(1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X <sup>(1)</sup>	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X <sup>(1)</sup>	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X <sup>(1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means V<sub>IL</sub> or V<sub>IH</sub>.

Table 4. SRAM OPERATIONS TABLE

$\overline{CS_{1s}}$	$\overline{CS_{2s}}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	DQ0-7	DQ8-15	Mode	Power
H	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>(1)</sup>	L	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X <sup>(1)</sup>	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X <sup>(1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X <sup>(1)</sup>	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X <sup>(1)</sup>	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X <sup>(1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means V<sub>IL</sub> or V<sub>IH</sub>.



## FLASH MEMORY OPERATION

## PAGE READ

Upon initial device power up, the device status defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operation are available : random read, serial page read. The random read mode is enabled when the page address is changed. The 264 words of data within the selected page are transferred to the data registers in less than  $10\mu\text{s}(t_R)$ . The system controller can detect the completion of this data transfer( $t_R$ ) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing RE. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address.

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area(256 to 263 words) may be selectively accessed by writing the Read2 command. Addresses A0 to A2 set the starting address of spare area while addresses A3~A7 must be "L". Read1 command(00h) is needed to move the pointer back to the main area. Figures 3, 4 show typical sequence and timings for each read operation.

Figure 3. Read1 Operation





Figure 4. Read2 Operation




## PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programming of a byte/word or consecutive bytes/words up to 264(X16 device), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 264 words of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three cycle address input and then serial data loading. The words other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CEn low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/Bn output, or the Status bit(DQ 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(DQ 0) may be checked(Figure 5). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 5. Program &amp; Read Status Operation




## BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A14 to A23 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(DQ 0) may be checked. Figure 6 details the sequence.

**Figure 6. Block Erase Operation**



## READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to command register, a read cycle outputs the content of the Status Register to the DQ pins on the falling edge of  $\overline{CE}$  or  $\overline{RE}$ , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired.  $\overline{RE}$  or  $\overline{CE}$  does not need to be toggled for updated status. Refer to table 5 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.


**Table 5. Read Status Register Definition**

DQ #	Status	Definition
DQ0	Program / Erase	"0" : Successful Program / Erase
		"1" : Error in Program / Erase
DQ1	Reserved for Future Use	"0"
DQ2		"0"
DQ3		"0"
DQ4		"0"
DQ5		"0"
DQ6	Device Operation	"0" : Busy      "1" : Ready
DQ7	Write Protect	"0" : Protected      "1" : Not Protected
DQ8~15	Not use	Don't care

## READ ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code (ECh), and the device code (53h) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 7 shows the operation sequence.

Figure 7. Read ID Operation



## RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when  $\overline{WP}$  is high. Refer to table 6 for device status after reset operation. If the device is already in reset state, new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 8 below.

Figure 8. RESET Operation




Table 6. Device Status


	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command

**READY/BUSY**

The device has a  $\overline{R/B}$  output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The  $\overline{R/B}$  pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more  $\overline{R/B}$  outputs to be Or-tied. Because pull-up resistor value is related to  $t_r(\overline{R/B})$  and current drain during busy( $i_{busy}$ ), an appropriate value can be obtained with the following reference chart(Fig 9). Its value can be determined by the following guidance.



**Figure 9.  $R_p$  vs  $t_r, t_f$  &  $R_p$  vs  $i_{busy}$**

 **$R_p$  value guidance**


$$R_p = \frac{V_{cc}(\text{Max.}) - V_{OL}(\text{Max.})}{I_{OL} + \sum I_L} = \frac{2.7V}{8mA + \sum I_L}$$

where  $I_L$  is the sum of the input currents of all devices tied to the  $\overline{R/B}$  pin.

$R_p(\text{max})$  is determined by maximum permissible limit of  $t_r$

**Data Protection & Powerup sequence**

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever  $V_{CC}$  is below about 1.3V.  $\overline{WP}$  pin provides hardware protection and is recommended to be kept at  $V_{IL}$  during power-up and power-down and recovery time of minimum  $10\mu s$  is required before internal circuit gets ready for any command sequences as shown in Figure 10. The two step command sequence for program/erase provides additional software protection.

**Figure 10. AC Waveforms for Power Transition**

**Flash ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to Vss	V <sub>IN/OUT</sub>	-0.6 to + 4.6	V
	V <sub>CC</sub>	-0.6 to + 4.6	
Temperature Under Bias	T <sub>BIAS</sub>	-40 to +125	°C
Operating Temperature	T <sub>A</sub>	-25 to +85	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:**

1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.  
Maximum DC voltage on input/output pins is V<sub>CC</sub>+0.3V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**U<sub>t</sub>RAM ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>**

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to V <sub>CC</sub> +0.3V	V
Voltage on V <sub>CC</sub> supply relative to Vss	V <sub>CC</sub>	-0.2 to 3.6V	V
Power Dissipation	P <sub>D</sub>	1.0	W
Operating Temperature	T <sub>A</sub>	-25 to 85	°C
Storage temperature	T <sub>STG</sub>	-65 to 150	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

**SRAM ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>**

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.3V	V
Voltage on V <sub>CC</sub> supply relative to Vss	V <sub>CC</sub>	-0.3 to 3.6	V
Power Dissipation	P <sub>D</sub>	1.0	W
Operating Temperature	T <sub>A</sub>	-25 to 85	°C
Storage temperature	T <sub>STG</sub>	-65 to 150	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

**Flash/UrRAM/SRAM RECOMMENDED OPERATING CONDITIONS** (TA=-25 to 85°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	Vcc	2.7	2.9	3.1	V
Ground	Vss	0	0	0	V

**Flash DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Input Leakage Current		ILI	VIN=0 to Vcc(max)	-	-	±10	μA
Output Leakage Current		ILO	VOUT=0 to Vcc(max)	-	-	±10	
Operating Current	Sequential Read	Icc1	tRC=50ns, $\overline{CE}=V_{IL}$ IOUT=0mA	-	10	20	mA
	Program	Icc2	-	-	10	20	
	Erase	Icc3	-	-	10	20	
Input High Voltage		VIH	-	2.0	-	Vcc+0.3	V
Input Low Voltage, All inputs		VIL	-	-0.3	-	0.8	
Output High Voltage Level		VOH	I <sub>OH</sub> =-400μA	2.4	-	-	
Output Low Voltage Level		VOL	I <sub>OL</sub> =2.1mA	-	-	0.4	
Output Low Current(R/B)		IOL(R/B)	VOL=0.4V	8	10	-	mA
Stand-by Current(TTL)		ISB1	$\overline{CE}=V_{IH}$ , $\overline{WP}=0V/V_{CC}$	-	-	1	mA
Stand-by Current(CMOS)		ISB2	$\overline{CE}=V_{CC}-0.2$ , $\overline{WP}=0V/V_{CC}$	-	10	50	μA



64Mbit U<sub>t</sub>RAM DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ , $\overline{ZZ}=V_{IH}$ , $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Average operating current	I <sub>CC1</sub>	Cycle time=1μs, 100% duty, I <sub>IO</sub> =0mA, $\overline{CS} \leq 0.2V$ , $\overline{ZZ} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	-	3	7	mA
	I <sub>CC2</sub>	Cycle time=Min, I <sub>IO</sub> =0mA, 100% duty, $\overline{CS}=V_{IL}$ , $\overline{ZZ}=V_{IH}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	35	40	mA
Input high voltage	V <sub>IH</sub>	-	2.2	-	V <sub>CC</sub> +0.3 <sup>2)</sup>	V
Input low voltage	V <sub>IL</sub>	-	-0.3 <sup>3)</sup>	-	0.6	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.4	-	-	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	-	-	0.4	V
Standby Current(CMOS)	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC}-0.2V$ , $\overline{ZZ} \geq V_{CC}-0.2V$ , Other inputs=V <sub>SS</sub> to V <sub>CC</sub>	-	80	100	μA
Deep Power Down	I <sub>SD</sub>	$\overline{ZZ} \leq 0.2V$ , Other inputs=V <sub>SS</sub> to V <sub>CC</sub>	-	-	20	μA

1. Typical values are tested at V<sub>CC</sub>=2.9V, T<sub>A</sub>=25°C and not guaranteed.

2. In case that the device maintains standby state without any read or write activity after power up, the standby current will be increased and so the device may not meet the specification presented above.[See page 33 "TIMING WAVEFORM OF POWER UP"]

3. Overshoot: V<sub>CC</sub>+1.0V in case of pulse width ≤20ns.

4. Undershoot: -1.0V in case of pulse width ≤20ns.

5. Overshoot and undershoot are sampled, not 100% tested.

32Mbit U<sub>t</sub>RAM DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ , $\overline{ZZ}=V_{IH}$ , $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Average operating current	I <sub>CC1</sub>	Cycle time=1μs, 100% duty, I <sub>IO</sub> =0mA, $\overline{CS} \leq 0.2V$ , $\overline{ZZ} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	-	4	7	mA
	I <sub>CC2</sub>	Cycle time=Min, I <sub>IO</sub> =0mA, 100% duty, $\overline{CS}=V_{IL}$ , $\overline{ZZ}=V_{IH}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	30	35	mA
Input high voltage	V <sub>IH</sub>	-	2.2	-	V <sub>CC</sub> +0.3 <sup>3)</sup>	V
Input low voltage	V <sub>IL</sub>	-	-0.3 <sup>4)</sup>	-	0.6	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.4	-	-	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	-	-	0.4	V
Standby Current(CMOS)	I <sub>SB1</sub> <sup>2)</sup>	$\overline{CS} \geq V_{CC}-0.2V$ , $\overline{ZZ} \geq V_{CC}-0.2V$ , Other inputs=V <sub>SS</sub> to V <sub>CC</sub>	-	80	100	μA
Deep Power Down	I <sub>SD</sub>	$\overline{ZZ} \leq 0.2V$ , Other inputs=V <sub>SS</sub> to V <sub>CC</sub>	-	5	10	μA

1. Typical values are tested at V<sub>CC</sub>=2.9V, T<sub>A</sub>=25°C and not guaranteed.

2. In case that the device maintains standby state without any read or write activity after power up, the standby current will be increased and so the device may not meet the specification presented above.[See page 33 "TIMING WAVEFORM OF POWER UP"]

3. Overshoot: V<sub>CC</sub>+1.0V in case of pulse width ≤20ns.

4. Undershoot: -1.0V in case of pulse width ≤20ns.

5. Overshoot and undershoot are sampled, not 100% tested.

**SRAM DC AND OPERATING CHARACTERISTICS**( $V_{CC}=2.7\sim 3.1V$ ,  $T_A=-25$  to  $85^{\circ}C$ )

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	$I_{LI}$	$V_{IN}=V_{SS}$ to $V_{CC}$	-1	-	1	$\mu A$
Output leakage current	$I_{LO}$	$\overline{CS}_1=V_{IH}$ or $CS_2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ or $\overline{LB}=\overline{UB}=V_{IH}$ , $V_{IO}=V_{SS}$ to $V_{CC}$	-1	-	1	$\mu A$
Average operating current	$I_{CC1}$	Cycle time=1 $\mu s$ , 100%duty, $I_{IO}=0mA$ , $\overline{CS}_1\leq 0.2V$ , $\overline{LB}\leq 0.2V$ or/and $\overline{UB}\leq 0.2V$ , $CS_2\geq V_{CC}-0.2V$ , $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}-0.2V$	-	-	3	mA
	$I_{CC2}$	Cycle time=Min, $I_{IO}=0mA$ , 100% duty, $\overline{CS}_1\leq 0.2V$ , $\overline{LB}\leq 0.2V$ or/and $\overline{UB}\leq 0.2V$ , $CS_2\geq V_{CC}-0.2V$ , $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}-0.2V$	-	30	35	mA
Input high voltage	$V_{IH}$	-	2.2	-	$V_{CC}+0.3^{2)}$	V
Input low voltage	$V_{IL}$	-	-0.3 <sup>3)</sup>	-	0.6	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0mA$	2.4	-	-	V
Output low voltage	$V_{OL}$	$I_{OL} = 2.1mA$	-	-	0.4	V
Standby Current(CMOS)	$I_{SB1}$	Other input =0~ $V_{CC}$ 1) $\overline{CS}_1\geq V_{CC}-0.2V$ , $CS_2\geq V_{CC}-0.2V$ ( $\overline{CS}_1$ controlled) or 2) $0V\leq CS_2\leq 0.2V$ ( $CS_2$ controlled)	-	0.5	15	$\mu A$


1. Typical values are measured at  $V_{CC}=2.9V$ ,  $T_A=25^{\circ}C$  and not 100% tested.

2. Overshoot:  $V_{CC}+2.0V$  in case of pulse width  $\leq 20ns$ .

3. Undershoot:  $-2.0V$  in case of pulse width  $\leq 20ns$ .

4. Overshoot and Undershoot are sampled, not 100% tested.

## STANDBY MODE STATE MACHINES(UtRAM)



## STANDBY MODE CHARACTERISTIC(64Mbit UtRAM)

Power Mode	Memory Cell Data	Standby Current(µA)	Wait Time(µs)
Standby	Valid	100	0
Deep Power Down	Invalid	20	200

## STANDBY MODE CHARACTERISTIC(32Mbit UtRAM)

Power Mode	Memory Cell Data	Standby Current(µA)	Wait Time(µs)
Standby	Valid	100	0
Deep Power Down	Invalid	10	200

## CAPACITANCE (TA = 25 °C, f = 1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	CdQ	VIL=0V	-	40	pF
Input Capacitance	CIN	VIN=0V	-	40	pF

NOTE: Capacitance is periodically sampled and not 100% tested.

## VALID BLOCK(Flash)

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	NvB	1004	-	1024	Blocks

## NOTE:

- The Flash memory may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. **Do not try to access these invalid blocks for program and erase.** Refer to the attached technical notes for a appropriate management of invalid blocks.
- The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

**Flash AC TEST CONDITION**

Parameter	Value
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL GATE and CL=50pF

**Flash Program/Erase Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Program Time	tPROG	-	200	500	μs
Number of Partial Program Cycles in the Same Page	Main Array	-	-	2	cycles
	Spare Array	-	-	3	cycles
Block Erase Time	tBERS	-	2	3	ms

**Flash AC Timing Characteristics for Command / Address / Data Input**

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tCLS	0	-	ns
CLE Hold Time	tCLH	10	-	ns
$\overline{\text{CE}}$ Setup Time	tCS	0	-	ns
$\overline{\text{CE}}$ Hold Time	tCH	10	-	ns
WE Pulse Width	tWP <sup>(1)</sup>	25	-	ns
ALE Setup Time	tALS	0	-	ns
ALE Hold Time	tALH	10	-	ns
Data Setup Time	tDS	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	tWC	45	-	ns
WE High Hold Time	tWH	15	-	ns

**NOTE:** 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.


## Flash AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	μs
ALE to $\overline{\text{RE}}$ Delay	tAR	10	-	ns
CLE to $\overline{\text{RE}}$ Delay	tCLR	10	-	ns
Ready to $\overline{\text{RE}}$ Low	tRR	20	-	ns
$\overline{\text{RE}}$ Pulse Width	tRP	25	-	ns
$\overline{\text{WE}}$ High to Busy	tWB	-	100	ns
Read Cycle Time	tRC	50	-	ns
$\overline{\text{CE}}$ Access Time	tCEA	-	45	ns
$\overline{\text{RE}}$ Access Time	tREA	-	30	ns
$\overline{\text{RE}}$ High to Output Hi-Z	tRHZ	-	30	ns
$\overline{\text{CE}}$ High to Output Hi-Z	tCHZ	-	20	ns
$\overline{\text{RE}}$ or $\overline{\text{CE}}$ High to Output hold	tOH	15	-	ns
$\overline{\text{RE}}$ High Hold Time	tREH	15	-	ns
Output Hi-Z to $\overline{\text{RE}}$ Low	tIR	0	-	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	tWHR	60	-	ns
Device Resetting Time(Read/Program/Erase)	tRST	-	5/10/500 <sup>(1)</sup>	μs


**NOTE:**

1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.


## Flash Command Latch Cycle




## Flash Address Latch Cycle



## Flash Input Data Latch Cycle




## Flash Serial access Cycle after Read (CLE=L, WE=H, ALE=L)




**NOTES :** Transition is measured  $\pm 200\text{mV}$  from steady state voltage with load.  
This parameter is sampled and not 100% tested.

## Flash Status Read Cycle




## FLASH READ1 OPERATION (READ ONE PAGE)







## Flash READ1 OPERATION (INTERCEPTED BY $\overline{\text{CE}}$ )




## FLASH READ2 OPERATION (READ ONE PAGE)




## FLASH PAGE PROGRAM OPERATION



## FLASH BLOCK ERASE OPERATION(ERASE ONE BLOCK)



## FLASH MANUFACTURE &amp; DEVICE ID READ OPERATION



**64Mbit U<sub>t</sub>RAM AC OPERATING CONDITIONS****TEST CONDITIONS**(Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load: C<sub>L</sub>=50pF**64Mbit U<sub>t</sub>RAM AC CHARACTERISTICS**(V<sub>CC</sub>=2.7~3.1V, T<sub>A</sub>=-25 to 85°C)

Parameter List		Symbol	Speed		Units
			70ns		
			Min	Max	
Read	Read Cycle Time	t <sub>RC</sub>	70	-	ns
	Address Access Time	t <sub>AA</sub>	-	70	ns
	Chip Select to Output	t <sub>CO</sub>	-	70	ns
	Output Enable to Valid Output	t <sub>OE</sub>	-	35	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Access Time	t <sub>BA</sub>	-	70	ns
	Chip Select to Low-Z Output	t <sub>LZ</sub>	10	-	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Enable to Low-Z Output	t <sub>BLZ</sub>	10	-	ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	ns
	Chip Disable to High-Z Output	t <sub>HZ</sub>	0	25	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Disable to High-Z Output	t <sub>BHZ</sub>	0	25	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	25	ns
	Output Hold from Address Change	t <sub>OH</sub>	5	-	ns
Write	Write Cycle Time	t <sub>WC</sub>	70	-	ns
	Chip Select to End of Write	t <sub>CW</sub>	60	-	ns
	Address Set-up Time	t <sub>AS</sub>	0	-	ns
	Address Valid to End of Write	t <sub>AW</sub>	60	-	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Valid to End of Write	t <sub>BW</sub>	60	-	ns
	Write Pulse Width	t <sub>WP</sub>	55 <sup>1)</sup>	-	ns
	Write Recovery Time	t <sub>WR</sub>	0	-	ns
	Write to Output High-Z	t <sub>WHZ</sub>	0	25	ns
	Data to Write Time Overlap	t <sub>DW</sub>	30	-	ns
	Data Hold from Write Time	t <sub>DH</sub>	0	-	ns
	End Write to Output Low-Z	t <sub>OW</sub>	5	-	ns

1. t<sub>WP</sub>(min)=70ns for continuous write operation over 50 times.

**32Mbit U $\bar{t}$ RAM AC OPERATING CONDITIONS****TEST CONDITIONS**(Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V



Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load: C<sub>L</sub>=50pF**32Mbit U $\bar{t}$ RAM AC CHARACTERISTICS**(V<sub>CC</sub>=2.7~3.1V, T<sub>A</sub>=-25 to 85°C)



Parameter List		Symbol	Speed Bins		Units
			85ns <sup>1)</sup>		
			Min	Max	
Read	Read Cycle Time	t <sub>RC</sub>	85	-	ns
	Address Access Time	t <sub>AA</sub>	-	85	ns
	Chip Select to Output	t <sub>CO</sub>	-	85	ns
	Output Enable to Valid Output	t <sub>OE</sub>	-	40	ns
	$\overline{UB}$ , $\overline{LB}$ Access Time	t <sub>BA</sub>	-	85	ns
	Chip Select to Low-Z Output	t <sub>LZ</sub>	10	-	ns
	$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z Output	t <sub>BLZ</sub>	10	-	ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	ns
	Chip Disable to High-Z Output	t <sub>HZ</sub>	0	25	ns
	$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output	t <sub>BHZ</sub>	0	25	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	25	ns
	Output Hold from Address Change	t <sub>OH</sub>	5	-	ns
Write	Write Cycle Time	t <sub>WC</sub>	85	-	ns
	Chip Select to End of Write	t <sub>CW</sub>	70	-	ns
	Address Set-up Time	t <sub>AS</sub>	0	-	ns
	Address Valid to End of Write	t <sub>AW</sub>	70	-	ns
	$\overline{UB}$ , $\overline{LB}$ Valid to End of Write	t <sub>BW</sub>	70	-	ns
	Write Pulse Width	t <sub>WP</sub>	60 <sup>1)</sup>	-	ns
	Write Recovery Time	t <sub>WR</sub>	0	-	ns
	Write to Output High-Z	t <sub>WHZ</sub>	0	25	ns
	Data to Write Time Overlap	t <sub>DW</sub>	35	-	ns
	Data Hold from Write Time	t <sub>DH</sub>	0	-	ns
	End Write to Output Low-Z	t <sub>OW</sub>	5	-	ns


1. t<sub>WP</sub>(min)=85ns for continuous write operation over 50 times.

U<sub>t</sub>RAM TIMING DIAGRAMSTIMING WAVEFORM OF READ CYCLE(1)(Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{ZZ}=\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB}=V_{IL}$ )TIMING WAVEFORM OF READ CYCLE(2)( $\overline{ZZ}=\overline{WE}=V_{IH}$ )

## (READ CYCLE)

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.
3.  $t_{OE}(\text{max})$  is met only when  $\overline{OE}$  becomes enabled after  $t_{AA}(\text{max})$ .
4. If invalid address signals shorter than min.  $t_{RC}$  are continuously repeated for over 4 $\mu\text{s}$ , the device needs a normal read timing( $t_{RC}$ ) or needs to sustain standby state for min.  $t_{RC}$  at least once in every 4 $\mu\text{s}$ .


TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{WE}$  Controlled,  $\overline{ZZ}=V_{IH}$ )TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{CS}$  Controlled,  $\overline{ZZ}=V_{IH}$ )

TIMING WAVEFORM OF WRITE CYCLE(3)( $\overline{UB}$ ,  $\overline{LB}$  Controlled,  $\overline{ZZ}=V_{IH}$ )

## (WRITE CYCLE)

1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS}$  going low to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with  $\overline{CS}$  or  $\overline{WE}$  going high.

## TIMING WAVEFORM OF DEEP POWER DOWN MODE




## (DEEP POWER DOWN MODE)

1. When you toggle  $\overline{ZZ}$  pin low, the device gets into the Deep Power Down mode after 0.5μs suspend period.
2. To return to normal operation, the device needs Wake Up period.
3. Wake Up sequence is just the same as Power Up sequence.



**POWER UP SEQUENCE**

1. Apply power.
2. Maintain stable power( $V_{CC}$  min.=2.7V) for a minimum 200 $\mu$ s with  $\overline{CS}$  and  $\overline{ZZ}$  high.

**TIMING WAVEFORM OF POWER UP**

(POWER UP)


1. After  $V_{CC}$  reaches  $V_{CC}(\text{Min.})$ , wait 200 $\mu$ s with  $\overline{CS}$  and  $\overline{ZZ}$  high. Then you get into the normal operation.

**SRAM AC OPERATING CONDITIONS****TEST CONDITIONS**(Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load(see right):  $C_L=30\text{pF}+1\text{TTL}$ 

1. Including scope and jig capacitance

2.  $R_1=3070\Omega$ ,  $R_2=3150\Omega$ 3.  $V_{TM}=2.8\text{V}$ **SRAM AC CHARACTERISTICS** ( $V_{CC}=2.7\sim 3.1\text{V}$ ,  $T_A=-25$  to  $85^\circ\text{C}$ )



Parameter List		Symbol	Speed Bins		Units
			55ns		
			Min	Max	
Read	Read Cycle Time	t <sub>RC</sub>	55	-	ns
	Address Access Time	t <sub>AA</sub>	-	55	ns
	Chip Select to Output	t <sub>CO</sub>	-	55	ns
	Output Enable to Valid Output	t <sub>OE</sub>	-	25	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Access Time	t <sub>BA</sub>	-	55	ns
	Chip Select to Low-Z Output	t <sub>LZ</sub>	10	-	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Enable to Low-Z Output	t <sub>BLZ</sub>	10	-	ns
	Output Enable to Low-Z Output	t <sub>OLZ</sub>	5	-	ns
	Chip Disable to High-Z Output	t <sub>HZ</sub>	0	20	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Disable to High-Z Output	t <sub>BHZ</sub>	0	20	ns
	Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	ns
	Output Hold from Address Change	t <sub>OH</sub>	10	-	ns
Write	Write Cycle Time	t <sub>WC</sub>	55	-	ns
	Chip Select to End of Write	t <sub>CW</sub>	45	-	ns
	Address Set-up Time	t <sub>AS</sub>	0	-	ns
	Address Valid to End of Write	t <sub>AW</sub>	45	-	ns
	$\overline{\text{UB}}$ , $\overline{\text{LB}}$ Valid to End of Write	t <sub>BW</sub>	45	-	ns
	Write Pulse Width	t <sub>WP</sub>	40	-	ns
	Write Recovery Time	t <sub>WR</sub>	0	-	ns
	Write to Output High-Z	t <sub>WHZ</sub>	0	20	ns
	Data to Write Time Overlap	t <sub>DW</sub>	25	-	ns
	Data Hold from Write Time	t <sub>DH</sub>	0	-	ns
	End Write to Output Low-Z	t <sub>OW</sub>	5	-	ns

**DATA RETENTION CHARACTERISTICS**

Item	Symbol	Test Condition	Min	Typ <sup>2)</sup>	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	$\overline{\text{CS}}_1 \geq V_{CC}-0.2\text{V}^{1)}$	1.5	-	3.1	V
Data retention current	I <sub>DR</sub>	$V_{CC}=1.5\text{V}$ , $\overline{\text{CS}}_1 \geq V_{CC}-0.2\text{V}^{1)}$	-	0.5	6	$\mu\text{A}$
Data retention set-up time	t <sub>SDR</sub>	See data retention waveform	0	-	-	ns
Recovery time	t <sub>RDR</sub>		t <sub>RC</sub>	-	-	



1. 1)  $\overline{\text{CS}}_1 \geq V_{CC}-0.2\text{V}$ ,  $\text{CS}_2 \geq V_{CC}-0.2\text{V}$  ( $\overline{\text{CS}}_1$  controlled) or2)  $0 \leq \text{CS}_2 \leq 0.2\text{V}$  ( $\text{CS}_2$  controlled)2. Typical value is measured at  $T_A=25^\circ\text{C}$  and not 100% tested.

## SRAM TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS1}=\overline{OE}=V_{IL}$ ,  $CS2=\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB}=V_{IL}$ )TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )

## NOTES (READ CYCLE)

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{\text{WE}}$  Controlled)TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{\text{CS1}}$  Controlled)

1. A write occurs during the overlap ( $t_{WP}$ ) of low  $\overline{CS1}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS1}$  goes low and  $\overline{WE}$  goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS1}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{cW}$  is measured from the  $\overline{CS1}$  going low to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS1}$  or  $\overline{WE}$  going high.



### NAND Flash Technical Notes

#### Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

#### Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 1st & 6th word(X16 device) in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFFFh(X16 device) data at the column address of 256 and 261(X16 device). Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 11). Any intentional erasure of the original invalid block information is prohibited.




Figure 11. Flow chart to create invalid block table.

## NAND Flash Technical Notes

### Error in write or read operation


Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, so you can execute block replacement on a page basis with a page sized buffer. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.


Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase --> Block Replacement
	Program Failure	Status Read after Program --> Block Replacement Read back ( Verify after Program ) --> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction

### ECC



: Error Correcting Code --> Hamming Code etc.  
Example) 1bit correction & 2bit detection

Figure 12. Flash Program flow chart



**NAND Flash Technical Notes****Figure 13. Flash Erase Flow Chart**

\* : If erase operation results in an error, map out the failing block and replace it with another block.

**Figure 14. Flash Read Flow Chart****Figure 15. Flash Block Replacement**

\* Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

\* Step2

Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B')

\* Step3

Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.

\* Step4

Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.




## NAND Flash Technical Notes

### Pointer Operation of NAND Flash

Samsung NAND Flash(x16) has two address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255word), and '50h' command sets the pointer to 'B' area(256~263word). With these commands, the starting column address can be set to any of a whole page(0~263word). '00h' or '50h' is sustained until another address pointer command is inputted. To program data starting from 'A' or 'B' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary.


**Table 7. Destination of the pointer**

Command	Pointer position	Area
00h	0 ~ 255 word	main array(A)
50h	256 ~ 263 word	spare array(B)




**Figure 16. Block Diagram of Pointer Operation**

#### (1) Command input sequence for programming 'A' area





#### (2) Command input sequence for programming 'B' area



**NAND Flash Technical Notes****System Interface Using  $\overline{\text{CE}}$  don't-care.**

For an easier system interface,  $\overline{\text{CE}}$  may be inactive during data-loading or sequential data-reading as shown below. The internal 264word page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating  $\overline{\text{CE}}$  during the data-loading and reading would provide significant saving in power consumption.

**Figure 17. Program Operation with  $\overline{\text{CE}}$  don't-care.****Figure 18. Read Operation with  $\overline{\text{CE}}$  don't-care.**

## PACKAGE DIMENSION

## 87-Ball Tape Ball Grid Array Package (measured in millimeters)

