

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



5.0 x 7.0 x 1.8mm

ABFM SERIES

: PRELIMINARY

FEATURES:

- Based on a proprietary analog multiplier
- Tri-State Output
- Ultra low Phase Jitter
- 125MHz, 156.25MHz, 187.5MHz, and 212.5MHz applications
- 2.5V to 3.3V +/- 10% operation
- Ceramic SMD, low profile package

APPLICATIONS:

- Fiber Channel
- 12Gbit SERDES
- 10Gbit SERDES
- PCI Express

STANDARD SPECIFICATIONS:

PARAMETERS	
Frequency Range	150 MHz to 280 MHz
Operating Temperature	0°C to + 70°C (see options)
Storage Temperature	- 55°C to + 125°C
Overall Frequency Stability	± 50 ppm max. (see options)
Supply Voltage (Vdd)	2.25V - 3.63 V
Jitter (12KHz - 20MHz)	RMS phase jitter < 0.3pS period jitter < 20pS peak to peak typical
Low Phase Noise	-130 dBc/Hz @ 1kHz Offset from 212.5MHz -140 dBc/Hz @ 10kHz Offset from 212.5MHz -145 dBc/Hz @ 100kHz Offset from 212.5MHz
Aging (PPM/year)	TBD Per Crystal
PECL	
Supply Current (I _{DD})[Fout = 212.50MHz]	85mA max.
Output Clock Duty Cycle @ V _{DD} -1.3V	45% min, 50% typical, 55% max.
Output High Voltage	V _{OH} = (VDD-1.025V min)
Output Low Voltage	V _{OL} = (VDD-1.620V max)
Clock Rise time (t _r) @ 20/80%	0.2ns typical, 0.5ns max,
Clock Fall time (t _f) @ 80/20%	0.2ns typical, 0.5ns max
LVDS	
Supply Current (I _{DD}) [Fout = 212.50MHz]	55mA typical, 60mA max
Output Clock Duty Cycle @ 1.25V	45% min, 50% typical, 55% max
Output Differential Voltage (V _{OD})	247mV min, 355mV typical, 454mV max
VDD Magnitude Change (ΔV _{OD})	-50mV min, 50mV max
Output High Voltage	V _{OH} = 1.4V typical, 1.6V max
Output Low Voltage	V _{OL} = 0.9V min, 1.1V typical
Offset Voltage [R _L = 100Ω]	V _{OS} = 1.125V min, 1.2V typical, 1.375V max
Offset Magnitude Voltage[R _L = 100Ω]	ΔV _{OS} = 0mV min, 3mV typical, 25mV max
Power-off Leakage (I _{OXD}) [Vout=VDD or GND, VDD=0V]	±1μA typical, ±10μA max
Output Short Circuit Current (I _{OSD})	-5mA typ, -8mA max.
Differential Clock Rise Time (t _r) [R _L =100Ω, CL=10pF]	0.2ns min, 0.5ns typical, 0.7ns max
Differential Clock Fall Time (t _f) [R _L =100Ω, CL=10pF]	0.2ns min, 0.5ns typical, 0.7ns max

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



5.0 x 7.0 x 1.8mm

ABFM SERIES : PRELIMINARY

STANDARD SPECIFICATIONS:

CMOS	
Supply Current (I_{DD}) [at 100MHz, load 15pF]	16mA typ., 20mA max.
Output Clock Duty Cycle @ 50% V_{DD}	45% min, 50% typical, 55% max.
Output High Voltage (V_{OH}) [$I_{OH} = -8.5mA$]	2.4 min
Output Low Voltage (V_{OL}) [$I_{OL} = 8.5mA$]	0.4V max
Output Drive Current (I_{OSD}) [$V_{OL} = 0.4V, V_{OH} = 2.4V$]	8.5mA typ.
Output Clock Rise/Fall time [10% ~ 90% V_{DD} w/10pF load]	1.2nS typical, 1.6nS max.
Output Clock Duty cycle [Measured @ 50% V_{DD}]	45% min, 50% typical, 55% max.

MARKING:

- TUH Frequency: T=First "ten" digit of frequency, U=First "unit" of frequency, H=First "tenth" digit of freq, Ex: 100 for 10.0MHz; 143 for 14.31818 MHz
- ABFM ZYX (Z: Month, A to L; Y: Year, 5 for 2005; X: Traceability Code)

TRI-STATE PIN OPERATION:

OUTPUT TYPE OPTION	PIN 1 LOGIC LEVEL*	OUTPUT STATE
P	PECL	0 (Default)
		1
P1	PECL1	1
		0
V	LVDS	0
		1 (Default)
C	CMOS	0
		1 (Default)

*Connect to VDD from logic level "1", connect to ground for logic level "0".

PIN ASSIGNMENTS:

PIN #	NAME	DESCRIPTION
1	Tri-state	Tri-state
2	NC	No Connect
3	GND	Ground
4	Q	PECL, LVDS
5	\bar{Q}	Complimentary PECL, LVDS
6	V_{DD}	VDD Connection

OPTIONS AND PART IDENTIFICATION (Left blank if standard):

ABFMX - Frequency - Temperature - Frequency Stability - Output - Tri-state pin output - Packaging

Vdd options:

Blank (3.3Vdc±10%V)
1 (2.5Vdc±10%V)

Stability options:


R for ± 25 ppm max

Packaging option:


T for Tape and Reel (1,000pcs/reel)

T5 for Tape and Reel (500pcs/reel)

PECL & LVDS DRAWING:



CMOS DRAWING:



PIN #	NAME
1	Tri-state
2	GND/Case
3	Output
4	Vdd