

**Features**

- **Fast Read Access Time - 150ns**
- **Automatic Page Write Operation**  
Internal Address and Data Latches for 64 Bytes  
Internal Control Timer
- **Fast Write Cycle Times**  
Page Write Cycle Time: 3.0ms or 10ms maximum  
1 to 64 Byte Page Write Operation
- **Low Power Dissipation**  
80mA Active Current  
200µA CMOS Standby Current
- **Hardware and Software Data Protection**
- **DATA Polling for End of Write Detection**
- **High Reliability CMOS Technology**  
Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles  
Data Retention: 10 years
- **Single 5V ± 10% Supply**
- **CMOS and TTL Compatible Inputs and Outputs**
- **JEDEC Approved Byte-Wide Pinout**
- **Full Military, Commercial, and Industrial Temperature Ranges**

**256K (32K x 8)  
Paged  
CMOS  
E<sup>2</sup>PROM**

**Description**

The AT28C256 is a high-performance Electrically Erasable and Programmable Read Only Memory. Its 256k of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 150ns with power dissipation of just 440mW. When the device is deselected, the CMOS standby current is less than 200µA.


The AT28C256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of E<sup>2</sup>PROM for device identification or tracking.

**Pin Configurations**




| Pin Name    | Function            |
|-------------|---------------------|
| A0 - A14    | Addresses           |
| CE          | Chip Enable         |
| OE          | Output Enable       |
| WE          | Write Enable        |
| I/O0 - I/O7 | Data Inputs/Outputs |
| NC          | No Connect          |



Note: PLCC package pins 1 and 17 are DON'T CONNECT.



## Block Diagram



## Device Operation

**READ:** The AT28C256 is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers flexibility in preventing bus contention.

**WRITE:** A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started it will automatically time itself to completion.

**PAGE WRITE MODE:** The page write operation of the AT28C256 allows one to 64 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data byte has been loaded into the device successive bytes may be loaded in the same manner. Each new byte to be written must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 $\mu$ s of the low to high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150 $\mu$ s of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ). A0 to A5 are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be changed within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING:** The AT28C256 features  $\overline{DATA}$  Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin.  $\overline{DATA}$  Polling may begin at any time during the write cycle.

**TOGGLE BIT:** In addition to  $\overline{DATA}$  Polling the AT28C256 provides another method for determining the end of a write

cycle. During a write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during the write cycle.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a) Vcc sense— if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay— once Vcc has reached 3.8V the device will automatically time out 5ms (typical) before allowing a write. (c) Write inhibit— holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles. (d) Noise filter— pulses of less than 15ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

**SOFTWARE DATA PROTECTION:** A software controlled data protection feature is available on the AT28C256. Once the software protection is enabled a software algorithm must be issued to the device before a write may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three write commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three write commands must begin each write cycle in order for the writes to occur. All software write commands must obey the page write timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, but the software feature will guard against inadvertent writes during power transitions.

**DEVICE IDENTIFICATION:** An extra 64 bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12  $\pm$  0.5V and using address locations 7FC0H to 7FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

## Absolute Maximum Ratings\*

|   |                                |
|---|--------------------------------|
| Temperature Under Bias.....   | -55°C to +125°C                |
| Storage Temperature.....  | -65°C to +150°C                |
| All Input Voltages<br>(including N.C. Pins)<br>with Respect to Ground ..... | -0.6V to +6.25V                |
| All Output Voltages<br>with Respect to Ground .....                         | -0.6V to V <sub>CC</sub> +0.6V |
| Voltage on $\overline{OE}$ and A9<br>with Respect to Ground .....           | -0.6V to +13.5V                |

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and A.C. Operating Range

|                              |      | AT28C256-15   | AT28C256-20   | AT28C256-25   | AT28C256-35   |
|------------------------------|------|---------------|---------------|---------------|---------------|
| Operating Temperature (Case) | Com. | 0°C - 70°C    | 0°C - 70°C    | 0°C - 70°C    |               |
|                              | Ind. | -40°C - 85°C  | -40°C - 85°C  | -40°C - 85°C  |               |
|                              | Mil. | -55°C - 125°C | -55°C - 125°C | -55°C - 125°C | -55°C - 125°C |
| V <sub>CC</sub> Power Supply |      | 5V±10%        | 5V±10%        | 5V±10%        | 5V±10%        |

## Operating Modes

| Mode                  | $\overline{CE}$ | $\overline{OE}$               | $\overline{WE}$ | I/O    |
|-----------------------|-----------------|-------------------------------|-----------------|--------|
| Read                  | V <sub>IL</sub> | V <sub>IL</sub>               | V <sub>IH</sub> | DOUT   |
| Write <sup>(2)</sup>  | V <sub>IL</sub> | V <sub>IH</sub>               | V <sub>IL</sub> | DIN    |
| Standby/Write Inhibit | V <sub>IH</sub> | X <sup>(1)</sup>              | X               | High Z |
| Write Inhibit         | X               | X                             | V <sub>IH</sub> |        |
| Write Inhibit         | X               | V <sub>IL</sub>               | X               |        |
| Output Disable        | X               | V <sub>IH</sub>               | X               | High Z |
| Chip Erase            | V <sub>IL</sub> | V <sub>H</sub> <sup>(3)</sup> | V <sub>IL</sub> | High Z |

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to A.C. Programming Waveforms.

3. V<sub>H</sub> = 12.0V ± 0.5V.

## D.C. Characteristics


| Symbol           | Parameter                            | Condition  | Min        | Max | Units |
|------------------|--------------------------------------|--|------------|-----|-------|
| I <sub>LI</sub>  | Input Load Current                   | V <sub>IN</sub> =0V to V <sub>CC</sub> + 1V                    |            | 10  | μA    |
| I <sub>LO</sub>  | Output Leakage Current               | V <sub>IO</sub> =0V to V <sub>CC</sub>                         |            | 10  | μA    |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current CMOS | $\overline{CE}$ =V <sub>CC</sub> -0.3V to V <sub>CC</sub> + 1V | Com., Ind. | 200 | μA    |
|                  |                                      |  | Mil.       | 300 | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current TTL  | $\overline{CE}$ =2.0V to V <sub>CC</sub> + 1V                  |            | 3   | mA    |
| I <sub>CC</sub>  | V <sub>CC</sub> Active Current       | f=5MHz; I <sub>OUT</sub> =0mA                                  |            | 80  | mA    |
| V <sub>IL</sub>  | Input Low Voltage                    |  |            | 0.8 | V     |
| V <sub>IH</sub>  | Input High Voltage                   |  | 2.0        |     | V     |
| V <sub>OL</sub>  | Output Low Voltage                   | I <sub>OL</sub> =2.1mA   |            | .45 | V     |
| V <sub>OH</sub>  | Output High Voltage                  | I <sub>OH</sub> =-400μA  | 2.4        |     | V     |



### A.C. Read Characteristics

| Symbol                           | Parameter   | AT28C256-15 |     | AT28C256-20 |     | AT28C256-25 |     | AT28C256-35 |     | Units |
|----------------------------------|---|-------------|-----|-------------|-----|-------------|-----|-------------|-----|-------|
|                                  |   | Min         | Max | Min         | Max | Min         | Max | Min         | Max |       |
| t <sub>ACC</sub>                 | Address to Output Delay   |             | 150 |             | 200 |             | 250 |             | 350 | ns    |
| t <sub>CE</sub> <sup>(1)</sup>   | $\overline{CE}$ to Output Delay   |             | 150 |             | 200 |             | 250 |             | 350 | ns    |
| t <sub>OE</sub> <sup>(2)</sup>   | $\overline{OE}$ to Output Delay   | 0           | 70  | 0           | 80  | 0           | 100 | 0           | 100 | ns    |
| t <sub>DF</sub> <sup>(3,4)</sup> | $\overline{CE}$ or $\overline{OE}$ to Output Float                                      | 0           | 50  | 0           | 55  | 0           | 60  | 0           | 70  | ns    |
| t <sub>OH</sub>                  | Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first | 0           |     | 0           |     | 0           |     | 0           |     | ns    |


### A.C. Read Waveforms




**Notes:**

1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> - t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
2.  $\overline{OE}$  may be delayed up to t<sub>CE</sub> - t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
3. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5pF).
4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



### Output Test Load



### Pin Capacitance (f=1MHz T=25°C)<sup>(4)</sup>

|                  | Typ | Max | Units | Conditions            |
|------------------|-----|-----|-------|-----------------------|
| C <sub>IN</sub>  | 4   | 6   | pF    | V <sub>IN</sub> = 0V  |
| C <sub>OUT</sub> | 8   | 12  | pF    | V <sub>OUT</sub> = 0V |


A.C. Write Characteristics

| Symbol    | Parameter  | Min               | Max | Units |
|-----------|--|-------------------|-----|-------|
| tAS, tOES | Address, $\overline{OE}$ Set-up Time                     | 0                 |     | ns    |
| tAH       | Address Hold Time  | 50                |     | ns    |
| tCS       | Chip Select Set-up Time                                  | 0                 |     | ns    |
| tCH       | Chip Select Hold Time                                    | 0                 |     | ns    |
| tWP       | Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ ) | 100               |     | ns    |
| tDS       | Data Set-up Time   | 50                |     | ns    |
| tDH, tOEH | Data, $\overline{OE}$ Hold Time                          | 0                 |     | ns    |
| tDV       | Time to Data Valid                                       | NR <sup>(1)</sup> |     |       |
| twc       | Write Cycle Time   | AT28C256          | 10  | ms    |
|           |  | AT28C256F         | 3.0 | ms    |


Note: 1. NR = No Restriction

2

A.C. Write Waveforms-  $\overline{WE}$  Controlled




A.C. Write Waveforms-  $\overline{CE}$  Controlled



## Page Mode Characteristics


| Symbol           | Parameter              | Min       | Max | Units |
|------------------|------------------------|-----------|-----|-------|
| t <sub>WC</sub>  | Write Cycle Time       | AT28C256  | 10  | ms    |
|                  |                        | AT28C256F | 3.0 | ms    |
| t <sub>AS</sub>  | Address Set-up Time    | 0         |     | ns    |
| t <sub>AH</sub>  | Address Hold Time      | 50        |     | ns    |
| t <sub>DS</sub>  | Data Set-up Time       | 50        |     | ns    |
| t <sub>DH</sub>  | Data Hold Time         | 0         |     | ns    |
| t <sub>WP</sub>  | Write Pulse Width      | 100       |     | ns    |
| t <sub>BLC</sub> | Byte Load Cycle Time   |           | 150 | μs    |
| t <sub>WPH</sub> | Write Pulse Width High | 50        |     | ns    |

## Page Mode Write Waveforms




Notes: A6 through A14 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  
 $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

## Chip Erase Waveforms




t<sub>S</sub> = t<sub>H</sub> = 5μsec (min.)  
 t<sub>W</sub> = 10msec (min.)  
 V<sub>H</sub> = 12.0V ± 0.5V

**Software Data Protection Enable Algorithm <sup>(1)</sup>**




**Software Data Protection Disable Algorithm <sup>(1)</sup>**



Notes for software program code:

1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
2. Write Protect state will be activated at end of write even if no other data is loaded.
3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
4. 1 to 64 bytes of data are loaded.

**Software Protected Write Cycle Waveforms**



- Notes:
- A6 through A14 must specify the page address during each high to low transition of WE (or CE) after the software code has been entered.
  - OE must be high only when WE and CE are both low.




## Data Polling Characteristics<sup>(1)</sup>

| Symbol          | Parameter                       | Min | Typ | Max | Units |
|-----------------|---------------------------------|-----|-----|-----|-------|
| t <sub>DH</sub> | Data Hold Time                  | 0   |     |     | ns    |
| t <sub>OE</sub> | $\overline{OE}$ Hold Time       | 0   |     |     | ns    |
| t <sub>OE</sub> | $\overline{OE}$ to Output Delay |     |     | 100 | ns    |
| t <sub>WR</sub> | Write Recovery Time             | 0   |     |     | ns    |

Note: 1. These parameters are characterized and not 100% tested.

## Data Polling Waveforms




## Toggle Bit Characteristics<sup>(1)</sup>

| Symbol            | Parameter                       | Min | Typ | Max | Units |
|-------------------|---------------------------------|-----|-----|-----|-------|
| t <sub>DH</sub>   | Data Hold Time                  | 10  |     |     | ns    |
| t <sub>OE</sub>   | $\overline{OE}$ Hold Time       | 10  |     |     | ns    |
| t <sub>OE</sub>   | $\overline{OE}$ to Output Delay |     |     | 100 | ns    |
| t <sub>OEHP</sub> | $\overline{OE}$ High Pulse      | 150 |     |     | ns    |
| t <sub>WR</sub>   | Write Recovery Time             | 0   |     |     | ns    |

Note: 1. These parameters are characterized and not 100% tested.

## Toggle Bit Waveforms




Notes:


1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.



NORMALIZED SUPPLY CURRENT vs. TEMPERATURE




NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE



2

NORMALIZED SUPPLY CURRENT vs. ADDRESS FREQUENCY





## Ordering Information

| tACC<br>(ns) | Icc (mA) |         | Ordering Code  | Package   | Operation Range   |
|--------------|----------|---------|--|---|---|
|              | Active   | Standby |  |   |   |
| 150          | 80       | 0.2     | AT28C256(E,F)-15DC<br>AT28C256(E,F)-15FC<br>AT28C256(E,F)-15JC<br>AT28C256(E,F)-15LC<br>AT28C256(E,F)-15PC<br>AT28C256(E,F)-15UC               | 28D6<br>28F<br>32J<br>32L<br>28P6<br>28U        | Commercial<br>(0°C to 70°C)                                   |
|              |          |         | AT28C256(E,F)-15DI<br>AT28C256(E,F)-15FI<br>AT28C256(E,F)-15JI<br>AT28C256(E,F)-15LI<br>AT28C256(E,F)-15PI<br>AT28C256(E,F)-15UI               | 28D6<br>28F<br>32J<br>32L<br>28P6<br>28U        | Industrial<br>(-40°C to 85°C)                                 |
| 150          | 80       | 0.3     | AT28C256(E,F)-15DM<br>AT28C256(E,F)-15FM<br>AT28C256(E,F)-15LM<br>AT28C256(E,F)-15UM   | 28D6<br>28F<br>32L<br>28U                       | Military<br>(-55°C to 125°C)                                  |
|              |          |         | AT28C256(E,F)-15DM/883<br>AT28C256(E,F)-15FM/883<br>AT28C256(E,F)-15LM/883<br>AT28C256(E,F)-15UM/883   | 28D6<br>28F<br>32L<br>28U                       | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 200          | 80       | 0.2     | AT28C256(E,F)-20DC<br>AT28C256(E,F)-20FC<br>AT28C256(E,F)-20JC<br>AT28C256(E,F)-20LC<br>AT28C256(E,F)-20PC<br>AT28C256(E,F)-20UC               | 28D6<br>28F<br>32J<br>32L<br>28P6<br>28U        | Commercial<br>(0°C to 70°C)                                   |
|              |          |         | AT28C256(E,F)-20DI<br>AT28C256(E,F)-20FI<br>AT28C256(E,F)-20JI<br>AT28C256(E,F)-20LI<br>AT28C256(E,F)-20PI<br>AT28C256(E,F)-20UI               | 28D6<br>28F<br>32J<br>32L<br>28P6<br>28U        | Industrial<br>(-40°C to 85°C)                                 |
| 200          | 80       | 0.3     | AT28C256(E,F)-20DM<br>AT28C256(E,F)-20FM<br>AT28C256(E,F)-20LM<br>AT28C256(E,F)-20UM   | 28D6<br>28F<br>32L<br>28U                       | Military<br>(-55°C to 125°C)                                  |
|              |          |         | AT28C256(E,F)-20DM/883<br>AT28C256(E,F)-20FM/883<br>AT28C256(E,F)-20LM/883<br>AT28C256(E,F)-20UM/883   | 28D6<br>28F<br>32L<br>28U                       | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 250          | 80       | 0.2     | AT28C256(E,F)-25DC<br>AT28C256(E,F)-25FC<br>AT28C256(E,F)-25JC<br>AT28C256(E,F)-25LC<br>AT28C256(E,F)-25PC<br>AT28C256(E,F)-25UC<br>AT28C256-W | 28D6<br>28F<br>32J<br>32L<br>28P6<br>28U<br>DIE | Commercial<br>(0°C to 70°C)                                   |

## Ordering Information

| tACC (ns) | Icc (mA) |         | Ordering Code  | Package                                  | Operation Range   |
|-----------|----------|---------|--|--|---|
|           | Active   | Standby |  |  |   |
| 250       | 80       | 0.2     | AT28C256(E,F)-25DI<br>AT28C256(E,F)-25FI<br>AT28C256(E,F)-25JI<br>AT28C256(E,F)-25LI<br>AT28C256(E,F)-25PI<br>AT28C256(E,F)-25UI | 28D6<br>28F<br>32J<br>32L<br>28P6<br>28U | Industrial<br>(-40°C to 85°C)                                 |
| 250       | 80       | 0.3     | AT28C256(E,F)-25DM<br>AT28C256(E,F)-25FM<br>AT28C256(E,F)-25LM<br>AT28C256(E,F)-25UM   | 28D6<br>28F<br>32L<br>28U                | Military<br>(-55°C to 125°C)                                  |
|           |          |         | AT28C256(E,F)-25DM/883<br>AT28C256(E,F)-25FM/883<br>AT28C256(E,F)-25LM/883<br>AT28C256(E,F)-25UM/883                             | 28D6<br>28F<br>32L<br>28U                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 300       | 80       | 0.3     | AT28C256(E,F)-30DM/883<br>AT28C256(E,F)-30FM/883<br>AT28C256(E,F)-30LM/883<br>AT28C256(E,F)-30UM/883                             | 28D6<br>28F<br>32L<br>28U                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 350       | 80       | 0.3     | AT28C256(E,F)-35DM/883<br>AT28C256(E,F)-35FM/883<br>AT28C256(E,F)-35LM/883<br>AT28C256(E,F)-35UM/883                             | 28D6<br>28F<br>32L<br>28U                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 150       | 80       | 0.35    | 5962-88525 07 UX<br>5962-88525 07 XX<br>5962-88525 07 YX<br>5962-88525 07 ZX   | 28U<br>28D6<br>32L<br>28F                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
|           |          |         | 5962-88525 06 UX<br>5962-88525 06 XX<br>5962-88525 06 YX<br>5962-88525 06 ZX   | 28U<br>28D6<br>32L<br>28F                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 200       | 80       | 0.35    | 5962-88525 04 UX<br>5962-88525 04 XX<br>5962-88525 04 YX<br>5962-88525 04 ZX   | 28U<br>28D6<br>32L<br>28F                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 250       | 80       | 0.35    | 5962-88525 03 UX<br>5962-88525 03 XX<br>5962-88525 03 YX<br>5962-88525 03 ZX   | 28U<br>28D6<br>32L<br>28F                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
|           |          |         | 5962-88525 05 UX<br>5962-88525 05 XX<br>5962-88525 05 YX<br>5962-88525 05 ZX   | 28U<br>28D6<br>32L<br>28F                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |
| 300       | 80       | 0.35    | 5962-88525 02 UX<br>5962-88525 02 XX<br>5962-88525 02 YX<br>5962-88525 02 ZX   | 28U<br>28D6<br>32L<br>28F                | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |



## Ordering Information

| t <sub>acc</sub><br>(ns) | I <sub>cc</sub> (mA) |         | Ordering Code  | Package                   | Operation Range   |
|--------------------------|----------------------|---------|--|---------------------------|---|
|                          | Active               | Standby |  |                           |   |
| 350                      | 80                   | 0.35    | 5962-88525 01 UX<br>5962-88525 01 XX<br>5962-88525 01 YX<br>5962-88525 01 ZX | 28U<br>28D6<br>32L<br>28F | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |

| Package Type |  |
|--------------|--|
| <b>28D6</b>  | 28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip) |
| <b>28F</b>   | 28 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)     |
| <b>32J</b>   | 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)                            |
| <b>32L</b>   | 32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)                |
| <b>28P6</b>  | 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)                 |
| <b>28U</b>   | 28 Pin, Ceramic Pin Grid Array (PGA)                                     |
| <b>W</b>     | Die  |
| Options      |  |
| <b>Blank</b> | Standard Device: Endurance = 10K Write Cycles; Write Time = 10 ms        |
| <b>E</b>     | High Endurance Option: Endurance = 100K Write Cycles                     |
| <b>F</b>     | Fast Write Option: Write Time = 3 ms                                     |