


## 5V VERY LOW DROP VOLTAGE REGULATOR

- 5V  $\pm$  4% PRECISE OUTPUT VOLTAGE OVER FULL TEMPERATURE RANGE (-40/125 °C)
- VERY LOW VOLTAGE DROP (0.75Vmax)
  OVER FULL TEMPERATURE RANGE
- OUTPUT CURRENT UP TO 500mA
- OVERVOLTAGE AND REVERSE VOLTAGE PROTECTIONS
- REVERSE VOLTAGE PROTECTION
- SHORT CIRCUIT PROTECTION AND THER-MAL SHUT-DOWN (with hysteresis)
- LOW START UP CURRENT




The L4945 is a monolithic integrated circuit in Versawatt package specially designed to provide a stabilized supply voltage for automotive and industrial electronic systems. Thanks to their very low voltage drop, in automotive applications the devices can work correctly even during the crank-



ing phase, when the battery voltage could fall as low as 6V. Furthermore, they incorporate a complete range of protection circuits against the dangerous overvoltages always present on the battery rail of the car.

### **BLOCK DIAGRAM**




March 1999 1/6

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vi	DC Input Voltage DC Reverse Input Voltage Transient Input Overvoltages : Load Dump : $5\text{ms} \leq t_{\text{rise}} \leq 10\text{ms}$ $\tau_f \text{ Fall Time Constant} = 100\text{ms}$ $R_{\text{SOURCE}} \geq 0.5\Omega$ Field Decay : $5\text{ms} \leq t_{\text{fall}} \leq 10\text{ms}, \ R_{\text{SOURCE}} \geq 10\Omega$ $\tau_r \text{ Rise Time Constant} = 33\text{ms}$ $\text{Low Energy Spike}:$ $t_{\text{rise}} = 1\mu\text{s}, \ t_{\text{fall}} = 500\mu\text{s}, \ R_{\text{SOURCE}} \geq 10\Omega$ $f_r \text{ Repetition Frequency} = 5\text{Hz}$	35 - 18 80 - 80 ± 100	\ \ \ \ \
TJ	Junction Temperature Range	- 40 to 150	°C
T <sub>OP</sub>	Operating Temperature Range	- 40 to 125	°C
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C

 $\textbf{Note:} \ \ \text{The circuit is ESD protected according to MIL-STD-883C}.$ 

## PIN CONNECTION (Top view)




## THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>th j-case</sub>	Thermal Resistance Junction-case Max	3	°C/W

2/6

#### **TEST CIRCUIT**



**ELECTRICAL CHARACTERISTICS** (refer to the test circuit,  $V_i = 14.4V$ ,  $C_o = 47\mu F$ , ESR <  $10\Omega$ ,  $R_p = 1K\Omega$ ,  $R_L = 1K\Omega$ ,  $-40^{\circ}C \le T_J \le 125^{\circ}C$ , unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	I <sub>o</sub> = 0mA to 500mA Over Full T Range	4.80	5.00	5.20	V
		T <sub>j</sub> = 25°C	4.90	5.00	5.10	V
Vi	Operating Input Voltage	I <sub>o</sub> = 0mA to (*) 500mA	6		26	V
ΔV <sub>o</sub>	Line Regulation	$V_i = 6V \text{ to } 26V$ ; $I_o = 5\text{mA}$		2	10	mV
$\Delta V_{o}$	Load Regulation	$I_o = 5$ mA to 500mA		15	60	mV
V <sub>i</sub> –V <sub>o</sub>	Dropout Voltage	I <sub>o</sub> = 500mA, T <sub>J</sub> = 25°C Over Full T Range		0.40	0.55 0.75	V V
Iq	Quiescent Current	$I_o = 0$ mA, $T_J = 25$ °C $I_o = 0$ mA Over Full T $I_o = 500$ mA Over Full T		5 6.5 110	10 13 180	mA mA mA
$\frac{\Delta V_0}{T}$	Temperature Output Voltage Drift			- 0.5		mV/°C
SVR	Supply Volt. Rej.	$\begin{array}{l} I_{o} = 350 mA \; ;  f = 120 Hz \\ C_{o} = 100 \mu F \; ; \\ V_{i} = 12 V \pm 5 V_{pp} \end{array}$	50	60		dB
I <sub>sc</sub>	Output Short Circuit Current		0.50	0.80	1.50	А

<sup>(\*)</sup> For a DC voltage  $26 < V_i < 37V$  the device is not operating

#### **FUNCTIONAL DESCRIPTION**

The block diagram shows the basic structure of the devices: the reference, the error amplifier, the driver, the power PNP, the protection and reset functions.

The power stage is a Lateral PNP transistor which allows a very low dropout voltage (typ. 400mV at  $T_J = 25^{\circ}\text{C}$ , max. 750mV over the full temperature range @ Io = 500mA). The typical curve of the dropout voltage as a function of the junction temperature is shown in Fig. 1 : that is the worst case, where Io = 500mA.

The current consumption of the devices (quiescent current) are maximum 10mA - over full T -


when no load current is required.

The internal antisaturation circuit allows a drastic reduction in the current peak which takes place during the start up.

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $C_{omin}=20\mu F$ ) to guarantee the global stability of the system.

Load dump and field decay protections ( $\pm$  80V, t = 300ms), reverse voltage (- 18V) and short circuit protection, thermal shutdown are the main features that make the devices specially suitable for applications in the automotive environment.

Figure 1: Typical Dropout Voltage vs.  $T_j$  ( $I_0 = 500 \text{mA}$ ).



#### **EXTERNAL COMPENSATION**

Since the purpose of a voltage regulator is to supply and load variations, the open loop gain of the regulators must be very high at low frequencies. This may cause instability as a result of the various poles present in the loop. To avoid this instability dominant pole compensation is used to reduce phase shift due to other poles at the unity gain frequency. The lower the frequency of these others poles at the unity gain frequency. The lower the frequency of these other poles, the greater must be capacitor esed to create the dominant pole for the same DC gain.


Where the output transistor is a lateral PNP type there is a pole in the regulation loop at a frequencybtoo low to be compensated by a capacitor which can be integrated. An external compensation is therefore necessary so a very high value capacitor must be connected from the output to ground.


The paeassitic equivalent series resistance of the capacitor used adds a zero to the regulation loop. This zero may compromise the stability of the system since its effect tends to cancel the effect of the pole added. In regulators this ESR must be less than  $3\Omega$  and the minimum capacitor value is  $47\mu\text{F}.$ 

4/6

DIM.	mm		inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.40		2.70	0.094		0.106
H2	10.0		10.4	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.20		6.60	0.244		0.260
L9	3.50		3.93	0.137		0.154
М		2.6			0.102	
Dia	3.75		3.85	0.147		0.151

# OUTLINE AND MECHANICAL DATA





47/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 1999 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

