

November 25, 2008

FN6815.0

MP3/USB 2.0 High Speed Switch with Negative Signal Handling and Low Power Shutdown

intersil

The Intersil ISL54215 dual SPDT (Single Pole/Double Throw) switch combines low distortion audio and accurate USB 2.0 high speed data (480Mbps) signal switching in the same low voltage device. When operated with a 2.5V to 5.0V single supply, this analog switch allows audio signal swings below ground, allowing for the use of a common USB and audio headphone connector in Personal Media Players and other portable battery powered devices.

The ISL54215 logic control pins are 1.8V compatible, which allows for control via a standard microcontroller.

The ISL54215 has an audio enable control pin to open all switches and put the part in a low power state. In this state, the device draws typically 1nA of current.

The ISL54215 is available in a small 10 Ld 2.1mmx1.6mm ultra-thin μ TQFN package. It operates over a temperature range of -40°C to +85°C.

Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"


Features

- High Speed (480Mbps) and Full Speed (12Mbps) Signaling Capability per USB 2.0
- Low Distortion Negative Signal Capability
- · Low Power Shutdown State
- Low Distortion Headphone Audio Signals

 THD+N at 1mW into 32Ω Load
 Crosstalk (100kHz)
 OFF-Isolation (100kHz)
 Single Supply Operation (V_{DD})
 2.5V to 5.0V
- Available in µTQFN Package
- Compliant with USB 2.0 Short Circuit Requirements
 Without Additional External Components
- Pb-Free (RoHS Compliant)

Applications


- MP3 and other Personal Media Players
- Cellular/Mobile Phones
- PDAs
- Audio/USB Switching



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2008. All Rights Reserved All other trademarks mentioned are the property of their respective owners.

Application Block Diagram

Pinouts (Note 1)



NOTE:

1. ISL54215 Switches Shown for IN = Logic "0" and CTRL = Logic "1".

Truth Table

ISL54215							
IN CTRL L, R D+, D-							
0	0	OFF	OFF				
0	1	ON	OFF				
1	Х	OFF	ON				

IN, CTRL: Logic "0" when $\leq 0.5V$ or Floating, Logic "1" when $\geq 1.4V$ with 2.7V to 3.6V Supply.

Pin Descriptions

PIN NUMBER	NAME	FUNCTION
1	VDD	Power Supply
2	IN	Digital Control Input
3	COM-	Voice and Data Common Pin
4	COM+	Voice and Data Common Pin
5	GND	Ground Connection
6	R	Audio Right Input
7	L	Audio Left Input
8	D+	USB Differential Input
9	D-	USB Differential Input
10	CTRL	Digital Control Input (Audio Enable)

Ordering Information

PART NUMBER (Note 2)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL54215IRUZ-T*	GR	-40 to +85	10LdµTQFN	L10.2.1x1.6A

*Please refer to TB347 for details on reel specifications.

 These Intersil Pb-free plastic packaged products employ special Pbfree material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings

V _{DD} to GND
D+, D- (Note 3) 2V to 5.5V
L, R (Note 3)
IN, CTRL (Note 3)
Output Voltages
COM-, COM+ (Note 3)
Continuous Current (Audio Switches) ±150mA
Peak Current (Audio Switches)
(Pulsed 1ms, 10% Duty Cycle, Max) ±300mA
Continuous Current (USB Switches) ±40mA
Peak Current (USB Switches)
(Pulsed 1ms, 10% Duty Cycle, Max) ±100mA
ESD Ratings
Human Body Model, I/0 to GND
Human Body Model, All Other Pins
Human Body Model, V _{DD} to GND
Machine Model>250V
Charged Device Model>2kV
-

Thermal Information

Thermal Resistance (Typical, Notes 4, 5)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
10 Ld 2.1mmx1.6mm µTQFN Package	154	48.3
Maximum Junction Temperature (Plastic F	Package)	+150°C
Maximum Storage Temperature Range		°C to +150°C
Pb-free reflow profile	S	ee link below
http://www.intersil.com/pbfree/Pb-FreeR	leflow.asp	

Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 3. Signals on D+, D-, L, R, COM-, COM+, CTRL and IN exceeding V_{DD} or GND by specified amount are clamped. Limit current to maximum current ratings.
- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications - 2.7V to 3.6V Supply	Test Conditions: V_{DD} = +3.0V, GND = 0V, V_{INH} = V_{CTRLH} = 1.4V, V_{INL} = V_{CTRLL} =
	0.5V, (Note 6), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS		MIN (Notes 7, 8)	ТҮР	MAX (Notes 7, 8)	UNITS
ANALOG SWITCH CHARACTERISTICS						
Audio Switches (L, R)						
Analog Signal Range, V _{ANALOG}	V _{DD} = 3.3V, IN = 0.5V, CTRL = 1.4V	Full	-1.5	-	1.5	V
ON-Resistance, r _{ON}	V_{DD} = 3.0V, IN = 0.5V, CTRL = 1.4V, I _{COMx} = 40mA, V _L or	25	-	2.5	2.8	Ω
	V _R = -0.85V to 0.85V (Figure 3, Note 10)	Full	-	-	3.4	Ω
r _{ON} Matching Between	V_{DD} = 3.0V, IN = 0.5V, CTRL = 1.4V, I _{COMx} = 40mA, V _L or	25	-	0.09	0.25	Ω
Channels, Δr_{ON}	V_R = Voltage at max r _{ON} over signal range of -0.85V to 0.85V (Notes 10, 11)	Full	-	-	0.26	Ω
r _{ON} Flatness, r _{FLAT(ON)}	V_{DD} = 3.0V, IN = 0.5V, CTRL = 1.4V, I _{COMx} = 40mA, V _L or	25	-	0.02	0.05	Ω
	V _R = -0.85V to 0.85V (Notes 9, 10)		-	-	0.07	Ω
ON-Resistance, r _{ON}	$V_{DD} = 5.0V$, IN = 0V, CTRL = V_{DD} , I _{COMx} = 40mA, V _L or $V_{R} = -0.85V$ to 0.85V (Figure 3)		-	2.3	-	Ω
ON-Resistance, r _{ON}	$V_{DD} = 4.2V$, IN = 0V, CTRL = V_{DD} , $I_{COMx} = 40$ mA, V_{L} or $V_{R} = -0.85V$ to 0.85V (Figure 3)		-	2.35	-	Ω
ON-Resistance, r _{ON}	V_{DD} = 2.85V, IN = 0V, CTRL = V_{DD} , I _{COMx} = 40mA, V _L or V _R = -0.85V to 0.85V (Figure 3)		-	2.72	-	Ω
USB Switches (D+, D-)						
Analog Signal Range, V _{ANALOG}	V _{DD} = 2.7V to 3.6V, IN = 1.4V, CTRL = 1.4V	Full	0	-	V _{DD}	V
ON-Resistance, r _{ON}	V_{DD} = 3.3V, IN = 1.4V, CTRL = 1.4V, I_{COMx} = 40mA, V_{D+} or V_{D-} = 0V to 400mV (Figure 4, Note 10)		-	5	6.5	Ω
(High-Speed)			-	-	7	Ω

$\label{eq:conditions: VDD = +3.0V, GND = 0V, V_{INH} = V_{CTRLH} = 1.4V, V_{INL} = V_{CTRLL} = 0.5V, (Note 6), Unless Otherwise Specified. (Continued)$

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 7, 8)	түр	MAX (Notes 7, 8)	UNITS
r _{ON} Matching Between	V_{DD} = 3.3V, IN = 1.4V, CTRL = 1.4V, I _{COMx} = 40mA, V _{D+} or	25	-	0.05	0.25	Ω
Channels, ∆r _{ON} (High-Speed)	V _{D-} = Voltage at max r _{ON} (Notes 10, 11)	Full	-	-	0.55	Ω
r _{ON} Flatness, r _{FLAT(ON)}	$V_{DD} = 3.3V$, IN = 1.4V, CTRL = 1.4V, I _{COMx} = 40mA, V _{D+} or	25	-	0.45	0.55	Ω
(High-Speed)	$V_{D_{-}} = 0V \text{ to } 400 \text{mV} \text{ (Notes 9, 10)}$	Full	-	-	1.0	Ω
ON-Resistance, r _{ON}	V_{DD} = 3.3V, IN = 1.4V, CTRL = 1.4V, I _{COMx} = 1mA, V _{D+} or	25	-	25	30	Ω
(Full-Speed)	$V_{D-} = 3.3V$ (Figure 4, Note 10)	Full	-	-	35	Ω
ON-Resistance, r _{ON}	V_{DD} = 5.0V, IN = V_{DD} , CTRL = V_{DD} , I _{COMx} = 1mA, V _{D+} or V _{D-} = 5V (Figure 4)	25	-	20	-	Ω
ON-Resistance, r _{ON}	V_{DD} = 4.2V, IN = V_{DD} , CTRL = V_{DD} , I _{COMx} = 1mA, V _{D+} or V _{D-} = 4.2V (Figure 4)	25	-	22	-	Ω
ON-Resistance, r _{ON}	V_{DD} = 2.85V, IN = V_{DD} , CTRL = V_{DD} , I _{COMx} = 1mA, V _{D+} or V _{D-} = 2.85V (Figure 4)	25	-	28	-	Ω
OFF-Leakage Current,	V_{DD} = 3.6V, IN = 0V, CTRL = 3.6V, V_{COM} or V_{COM+} = 0.5V, 0V,	25	-5	0.5	5	nA
I _{D+(OFF)} or I _{D-(OFF)}	V_{D+} or $V_{D-} = 0V$, 0.5V, V_L and $V_R = $ float	Full	-60	-	60	nA
ON-Leakage Current, I _{DX}	V_{DD} = 3.6V, IN = V_{DD} , CTRL = 0V or V_{DD} , V_{D+} or V_{D-} = 2.7V,	25	-10	2	10	nA
	V_{COM-} or V_{COM+} = Float, V_{L} and V_{R} = float	Full	-70	-	70	nA
DYNAMIC CHARACTERISTIC	S	1	l		I	1
USB Turn-ON Time, t _{ON}	V_{DD} = 3.0V, R _L = 50 Ω , C _L = 10pF (Figure 1)	25	-	30	-	ns
USB Turn-OFF Time, tOFF	V_{DD} = 3.0V, R _L = 50 Ω , C _L = 10pF (Figure 1)	25	-	20	-	ns
Audio Turn-ON Time, t _{ON}	$V_{DD} = 3.0V, R_{L} = 50\Omega, C_{L} = 10 pF$ (Figure 1)		-	2.5	-	μs
Audio Turn-OFF Time, t _{OFF}	$V_{DD} = 3.0V, R_{L} = 50\Omega, C_{L} = 10pF$ (Figure 1)		-	30	-	ns
Break-Before-Make Time Delay, t_D	$V_{DD} = 3.0V, R_{L} = 50\Omega, C_{L} = 10pF (Figure 2)$		-	13	-	ns
Skew, (t _{SKEWOUT} - t _{SKEWIN)}	V_{DD} = 3.0V, IN = 3V, CTRL = 3V, R _L = 45Ω, C _L = 10pF, t _R = t _F = 720ps at 480Mbps, (Duty Cycle = 50%) (Figure 7)	25	-	50	-	ps
Total Jitter, t _J	V_{DD} =3.0V, IN = 3V, CTRL = 3V, R _L = 45 Ω , C _L = 10pF, t _R = t _F = 750ps at 480Mbps	25	-	210	-	ps
Propagation Delay, t _{PD}	V_{DD} = 3.0V, IN = 3V, CTRL = 3V, R _L = 45 Ω , C _L = 10pF (Figure 7)	25	-	250	-	ps
Audio Crosstalk R to COM-, L to COM+	V_{DD} = 3.0V, IN = 0V, CTRL = 3.0V, R _L = 32 Ω , f = 20Hz to 20kHz, V _R or V _L = 0.707V _{RMS} (2V _{P-P}) (Figure 6)	25	-	-100	-	dB
Crosstalk (Audio to USB, USB to Audio)	V_{DD} = 3.0V, R _L = 50 Ω , f = 100kHz (Figure 6)	25	-	-95	-	dB
OFF-Isolation	V_{DD} = 3.0V, R _L = 50 Ω , f = 100kHz	25	-	95	-	dB
OFF-Isolation	V_{DD} = 3.0V, R _L = 32 Ω , f = 20Hz to 20kHz	25	-	115	-	dB
Total Harmonic Distortion	$f = 20Hz$ to 20kHz, $V_{DD} = 3.0V$, IN = 0V, CTRL = 3.0V, V _L or V _R = 180mV _{RMS} (509mV _{P-P}), R _L = 32 Ω		-	0.013	-	%
Total Harmonic Distortion	$f = 20Hz$ to 20kHz, $V_{DD} = 3.0V$, IN = 0V, CTRL = 3.0V, V _L or V _R = 0.707V _{RMS} (2V _{P-P}), R _L = 32Ω		-	0.05	-	%
USB Switch -3dB Bandwidth	Signal = 0dBm, 0.2V _{DC} offset, $R_L = 50\Omega$, $C_L = 5pF$		-	736	-	MHz
D+/D- OFF-Capacitance, C _{DxOFF}	$f = 1MHz$, $V_{DD} = 3.0V$, $IN = 0V$, $CTRL = 3.0V$, V_{D-} or $V_{D+} = V_{COMx} = 0V$ (Figure 5)		-	3	-	pF
L/R OFF-Capacitance, C _{LOFF} , C _{ROFF}	f = 1MHz, V_{DD} = 3.0V, IN = 3.0V, CTRL = 0V or 3V, V_L or V_R = V_{COMx} = 0V (Figure 5)	25	-	5	-	pF

Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: V_{DD} = +3.0V, GND = 0V, V_{INH} = V_{CTRLH} = 1.4V, V_{INL} = V_{CTRLL} = 0.5V, (Note 6), Unless Otherwise Specified. (Continued)

PARAMETER			MIN (Notes 7, 8)	ТҮР	MAX (Notes 7, 8)	UNITS
COM ON-Capacitance, C _{COMx} (ON)			-	7	-	pF
POWER SUPPLY CHARACTE	RISTICS					
Power Supply Range, V _{DD}		Full	2.5		5.0	V
Positive Supply Current, IDD	V _{DD} = 3.6V, IN = 0V or 3.6V, CTRL = 3.6V	25	-	7	13	μA
		Full	-	-	15	μA
Positive Supply Current, IDD	V _{DD} = 3.6V, IN = 0V, CTRL = 0V or float	25	-	1	10	nA
(Low Power State)			-	-	150	nA
Power OFF-Current, IDx ICOM	$V_{DD} = 0V, V_{Dx} = V_{COMx} = 5.25V, IN = CTRL = Float$	25	-	7	-	μA
DIGITAL INPUT CHARACTER	ISTICS					
Voltage Low, V _{INL} , V _{CTRLL}	V _{DD} = 2.7V to 3.6V	Full	-	-	0.5	V
Voltage High, V _{INH} , V _{CTRLH}	V _{DD} = 2.7V to 3.6V	Full	1.4	-	-	V
Input Current, IINL, ICTRLL	V _{DD} = 3.6V, IN = 0V, CTRL = 0V	Full	-50	20	50	nA
Input Current, I _{INH}	V _{DD} = 3.6V, IN = 3.6, CTRL = 0V	Full	-2	0.9	2	μA
Input Current, ICTRLH	V _{DD} = 3.6V, IN = 0V, CTRL = 3.6V	Full	-2	0.9	2	μA
CTRL Pull-Down Resistor, R _{CTRL}	V_{DD} = 3.6V, IN = 0V, CTRL = 3.6V; measure current through the internal pull-down resistor and calculate resistance value.		-	4	-	MΩ
IN Pull-Down Resistor, R_{IN}	R_{IN} V_{DD} = 3.6V, IN = 3.6V, CTRL = 3.6V; measure current through the internal pull-down resistor and calculate resistance value.		-	4	-	MΩ

NOTES:

6. Vlogic = Input voltage to perform proper function.

7. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

9. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.


10. Limits established by characterization and are not production tested.

11. r_{ON} matching between channels is calculated by subtracting the channel with the highest max r_{ON} value from the channel with lowest max r_{ON} value, between L and R or between D+ and D-.

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches. C_L includes fixture and stray capacitance.

$$V_{OUT} = V_{(INPUT)} \frac{R_L}{R_L + r_{ON}}$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1. SWITCHING TIMES




FIGURE 2A. MEASUREMENT POINTS

VDD С CTRL D- OR D+ VINPUT VOUT COMx L OR R CL R 500 10pF IN GND VIN 'n

Repeat test for all switches. C_L includes fixture and stray capacitance.

FIGURE 2B. TEST CIRCUIT






FIGURE 4. USB rON TEST CIRCUIT





FIGURE 3. AUDIO rON TEST CIRCUIT

6

intersil


November 25, 2008

Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 5. CAPACITANCE TEST CIRCUIT



Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

FIGURE 6. AUDIO CROSSTALK TEST CIRCUIT




FIGURE 7A. MEASUREMENT POINTS

V_{DD} С CTRL V_{DD} IN OUT+ **15.8**Ω COM+ D+ DIN+ w **143**Ω **45**Ω ≶ C₁ **15.8**Ω OUTсом-D-DIN-*** **45**Ω **143**Ω GND

[tro - tri] Delay Due to Switch for Rising Input and Rising Output Signals.
[tfo - tfi] Delay Due to Switch for Falling Input and Falling Output Signals.
[tskew_0] Change in Skew through the Switch for Output Signals.
[tskew_i] Change in Skew through the Switch for Input Signals.

FIGURE 7B. TEST CIRCUIT

FIGURE 7. SKEW TEST

Typical Application Block Diagrams




FIGURE 8. LOGIC CONTROL VIA MICROPROCESSOR




FIGURE 9. LOGIC CONTROL VIA V_{BUS} VOLTAGE FROM COMPUTER OR USB HUB

Detailed Description

The ISL54215 device is a dual single pole/double throw (SPDT) analog switch that operates from a single DC power supply in the range of 2.5V to 5.0V. It was designed to function as a dual 2 to 1 multiplexer to select between USB differential data signals and audio L and R stereo signals. It comes in tiny μ TQFN package for use in MP3 players, PDAs, cellular phones and other personal media players.

The part consists of two 2.5Ω audio switches and two 5Ω USB switches. The audio switches can accept signals that swing below ground. They were designed to pass audio left and right stereo signals, that are ground referenced, with minimal distortion. The USB switches were designed to pass high-speed USB differential data signals with minimal edge and phase distortion.

The ISL54215 was specifically designed for MP3 players, personal media players and cellular phone applications that need to combine the audio headphone jack and the USB

data connector into a single shared connector, thereby saving space and component cost. "Typical Application Block Diagrams" on page 8 of this functionality are shown in Figures 8 and 9.

The ISL54215 has a single logic control pin (IN) that selects between the audio switches and the USB switches. This pin can be driven Low or High to switch between the audio CODEC drivers and USB transceiver of the MP3 player or cellular phone. The ISL54215 also contains a logic control pin (CTRL) that when driven Low while IN is Low, opens all switches and puts the part into a low power state, drawing typically 1nA of I_{DD} current.

Detailed descriptions of the two types of switches are provided in the following sections.

Audio Switches

The two audio switches (L, R) are 2.5Ω switches that can pass signals that swing below ground by as much as 1.5V. They were designed to pass ground reference stereo signals with minimal insertion loss and very low distortion over a ±1V signal range.

Crosstalk between the audio channels is -100dB over the audio band. Crosstalk between the audio channel and USB channel is -95dB at 100kHz. These switches have excellent OFF-isolation, 115dB, over the audio band with a 32Ω load.

Over a signal range of \pm 1V (0.707V_{RMS}) with V_{DD} > 2.7V, these switches have an extremely low r_{ON} resistance variation. They can pass ground referenced audio signals with very low distortion (<0.05% THD+N) when delivering 15.6mW into a 32 Ω headphone speaker load. See Figures 10 through 13 for THD+N performance curves.

These switches are bi-directional switches. In typical applications, the audio drivers would be connected at the L and R side of the switch (pins 6 and 7) and the speaker loads would be connected at the COM side of the switch (pins 3 and 4).

The audio switches are active (turned ON) whenever the IN voltage is $\leq 0.5V$ or floating and the CTRL voltage \geq to 1.4V.

USB Switches

The two USB switches (D+, D-) are bidirectional switches that can pass rail-to-rail signals. When powered with a 3.3V supply, these switches have a nominal r_{ON} of 5Ω over the signal range of 0V to 400mV with a r_{ON} flatness of 0.45 Ω . The r_{ON} matching between the D+ and D- switches over this signal range is only 0.05 Ω ensuring minimal impact by the switches to USB high speed signal transitions. As the signal level increases, the r_{ON} resistance increases. At a signal level of 3.3V, the switch resistance is nominally 25 Ω .

The USB switches were specifically designed to pass USB 2.0 high-speed (480Mbps) differential signals typically in the range of 0V to 400mV. They have low capacitance and high bandwidth to pass the USB high-speed signals with

minimum edge and phase distortion to meet USB 2.0 high speed signal quality specifications. See Figure 14.

The USB switches can also pass USB full-speed signals (12Mbps) with minimal distortion and meet all the USB requirements for USB 2.0 full-speed signaling. See Figure 15 for Full-speed Eye Pattern taken with switch in the signal path.

The maximum signal range for the USB switches is from -1.5V to V_{DD}. The signal voltage at D- and D+ should not be allowed to exceed the V_{DD} voltage rail or go below ground by more than -1.5V.

The USB switches are active (turned ON) whenever the IN voltage is \geq to 1.4V.

ISL54215 Operation

The following will discuss using the ISL54215 in the "Typical Application Block Diagrams" on page 8 shown in Figures 8 and 9.

V_{DD} SUPPLY

The DC power supply connected at VDD (pin 1) provides the required bias voltage for proper switch operation. The part can operate with a supply voltage in the range of 2.5V to 5.0V.

In a typical USB/Audio application for portable battery powered devices, the V_{DD} voltage will come from a battery or an LDO and be in the range of 2.7V to 3.6V. For best possible USB full-speed operation (12Mbps), it is recommended that the V_{DD} voltage be \geq 2.5V in order to get a USB data signal level above 2.5V.

LOGIC CONTROL

The state of the ISL54215 device is determined by the voltage at the IN pin (pin 2) and the CTRL pin (pin 10). These logic pins are 1.8V logic compatible when V_{DD} is in the range of 2.7V to 3.6V and can be controlled by a standard microprocessor. The part has three states or modes of operation. The Audio Mode, USB Mode and the Low Power Mode. Refer to the "Truth Table" on page 2.

The IN and CTRL pins are internally pulled low through a $4M\Omega$ resistor to ground and can be left floating or tri-stated by the µprocessor. The CTRL control pin is only active when IN is logic "0".

Logic control voltage levels:

 $\label{eq:IN} \begin{array}{l} \text{IN} = \text{Logic "0" (Low) when } V_{IN} \leq 0.5 \text{V or Floating.} \\ \text{IN} = \text{Logic "1" (High) when } V_{IN} \geq 1.4 \text{V} \\ \text{CTRL} = \text{Logic "0" (Low) when} \leq 0.5 \text{V or Floating.} \\ \text{CTRL} = \text{Logic "1" (High) when} \geq 1.4 \text{V} \\ \end{array}$

Audio Mode

If the IN pin = Logic "0" and CTRL pin = Logic "1", the part will be in the Audio mode. In Audio mode, the L (left) and R (right) 2.5 Ω audio switches are ON and the D- and D+ 5 Ω switches are OFF (high impedance).

When nothing is plugged into the common connector or a headphone is plugged into the common connector, the microprocessor will sense that there is no voltage at the V_{BUS} pin of the connector and will drive and hold the IN control pin of the ISL54215 low. As long as CTRL = Logic "1," the ISL54215 part will be in the audio mode and the audio drivers of the media player can drive the headphones and play music.

USB Mode

If the IN pin = Logic "1" and the CTRL pin = Logic "0" or Logic "1", the part will go into USB mode. In USB mode, the D- and D+ 5Ω switches are ON and the L and R 2.5Ω audio switches are OFF (high impedance).

When a USB cable from a computer or USB hub is connected at the common connector, the µprocessor will sense the presence of the 5V V_{BUS} and drive the IN pin voltage high. The ISL54215 part will go into the USB mode. In USB mode, the computer or USB hub transceiver and the MP3 player or cell phone USB transceiver are connected and digital data will be able to be transmitted back and forth.

When the USB cable is disconnected, the $\mu processor$ will sense that the 5V V_BUS voltage is no longer connected and will drive the IN pin low and put the part back into the Audio or Low Power Mode.

Low Power Mode

If the IN pin = Logic "0" and CTRL pin = Logic "0", the part will be in the Low Power mode. In the Low Power mode, the audio switches and the USB switches are OFF (high impedance). In this state, the device draws typically 1nA of current.

In Low Power mode, the OFF-isolation and crosstalk between switch cells is minimal for negative swinging signals. Care should be taken to avoid negative swinging signals in this mode of operation. In typical applications, the Low Power state will be applied to the ISL54215 part when the portable media player is in its sleep or hibernate mode to conserve battery power. In the sleep mode, no audio or USB signals are applied to the part.

USING THE COMPUTER V_{BUS} voltage to drive the "in" pin

Rather than using a microprocessor to control the IN logic pin, one can directly drive the IN pin using the 5V V_{BUS} voltage from the computer or USB hub. See the Application Block Diagram, Figure 9.

When a headphone or nothing is connected at the common connector, the internal $4M\Omega$ pull-down will pull the IN pin low, putting the ISL54215 in the Audio or Low Power mode, depending on the condition of the CTRL pin.

When a USB cable is connected at the common connector, the voltage at the IN pin will be driven to 5V and the part will automatically go into the USB mode.

When the USB cable is disconnected from the common connector, the voltage at the IN pin will be pulled low by the pull-down resistor and return to the Audio or Low Power mode, depending on the condition of the CTRL pin.

Note: The ISL54215 contains an internal diode between the IN pin and VDD pin. Whenever the IN voltage is greater than the V_{DD} voltage by more than 0.7V, current will flow through this diode into the V_{DD} power supply bus. An external series resistor in the range of 100k Ω to 500k Ω is required at the IN logic pin to limit the current when driving it with the V_{BUS} voltage. This allows the V_{BUS} voltage from a computer or USB hub (4.4V to 5.25V) to drive the IN pin while the V_{DD} voltage is in the range of 2.5V to 3.6V. A 500k Ω resistor will limit the current to 2.76µA and still allow the IN logic voltage to go to around 3.67V, which is will above the required V_{IN}H level of 1.4V. A smaller series resistor can be used but more current will flow.

Typical Performance Curves T_A = +25°C, Unless Otherwise Specified.




FIGURE 10. THD+N vs SUPPLY VOLTAGE vs FREQUENCY







FIGURE 11. THD+N vs SUPPLY VOLTAGE vs FREQUENCY










Typical Performance Curves T_A = +25°C, Unless Otherwise Specified. (Continued)


FIGURE 14. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH



Typical Performance Curves T_A = +25°C, Unless Otherwise Specified. (Continued)







Typical Performance Curves T_A = +25°C, Unless Otherwise Specified. (Continued)

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP): GND

TRANSISTOR COUNT:

98

PROCESS:


Submicron CMOS


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)






SIDE VIEW














L10.2.1x1.6A

10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

	I			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3		0.127 REF		-
b	0.15	0.20	0.25	5
D	2.05	2.10	2.15	-
E	1.55	1.60	1.65	-
е		0.50 BSC		-
k	0.20	-	-	-
L	0.35	0.40	0.45	-
N		10	2	
Nd		4	3	
Ne		1	3	
θ	0	-	12	4

NOTES:

Rev. 3 6/06

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- Same as JEDEC MO-255UABD except: No lead-pull-back, "A" MIN dimension = 0.45 not 0.50mm "L" MAX dimension = 0.45 not 0.42mm.
- 10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

