


General Description

The AOT9N50 & AOTF9N50 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications.

By providing low $R_{DS(on)}$, C_{iss} and C_{rss} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

Features

V_{DS}	600V@150°C
I_D (at $V_{GS}=10V$)	9A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 0.85Ω



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	AOT9N50	AOTF9N50	Units
Drain-Source Voltage	V_{DS}	500		V
Gate-Source Voltage	V_{GS}	± 30		V
Continuous Drain Current $T_c=25^\circ\text{C}$	I_D	9	9*	A
		6.0	6*	
Pulsed Drain Current ^C	I_{DM}	30		
Avalanche Current ^C	I_{AR}	3.2		A
Repetitive avalanche energy ^C	E_{AR}	154		mJ
Single pulsed avalanche energy ^G	E_{AS}	307		mJ
Peak diode recovery dv/dt	dv/dt	5		V/ns
Power Dissipation ^B	P_D	192	38.5	W
		1.5	0.3	W/°C
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	T_L	300		°C

Thermal Characteristics

Parameter	Symbol	AOT9N50	AOTF9N50	Units
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JA}$	65	65	°C/W
Maximum Case-to-sink ^A	$R_{\theta CS}$	0.5	--	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.65	3.25	°C/W

* Drain current limited by maximum junction temperature.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	500			V
		$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		600		
$\text{BV}_{\text{DSS}}/\Delta T_J$	Zero Gate Voltage Drain Current	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$		0.56		$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=500\text{V}, V_{GS}=0\text{V}$			1	μA
		$V_{DS}=400\text{V}, T_J=125^\circ\text{C}$			10	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$			± 100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	3.4	4	4.5	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=4.5\text{A}$		0.66	0.85	Ω
g_{FS}	Forward Transconductance	$V_{DS}=40\text{V}, I_D=4.5\text{A}$		10		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.74	1	V
I_S	Maximum Body-Diode Continuous Current				9	A
I_{SM}	Maximum Body-Diode Pulsed Current				30	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	694	868	1042	pF
C_{oss}	Output Capacitance		74	93	112	pF
C_{rss}	Reverse Transfer Capacitance		6.2	7.8	9.4	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	2	4	6	Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=400\text{V}, I_D=9\text{A}$	15	23.6	28	nC
Q_{gs}	Gate Source Charge		4	5.2	6.2	nC
Q_{gd}	Gate Drain Charge		8.5	10.6	12.7	nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=250\text{V}, I_D=9\text{A}, R_G=25\Omega$		19.5		ns
t_r	Turn-On Rise Time			47		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			51.5		ns
t_f	Turn-Off Fall Time			38.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=9\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$	195	248	300	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=9\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$	2.5	3.5	4.5	μC

A. The value of R_{BJA} is measured with the device in a still air environment with $T_A=25^\circ\text{C}$.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{BJA} is the sum of the thermal impedance from junction to case R_{BJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\ \mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. $L=60\text{mH}, I_{AS}=3.2\text{A}, V_{DD}=150\text{V}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$



freescale

飞思卡尔(深圳)功率半导体有限公司

AOT9N50/AOTF9N50

500V, 9A N-Channel MOSFET

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)



freescale

飞思卡尔(深圳)功率半导体有限公司

AOT9N50/AOTF9N50

500V, 9A N-Channel MOSFET

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT9N50 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF9N50 (Note F)




Figure 11: Current De-rating (Note B)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Normalized Maximum Transient Thermal Impedance for AOT9N50 (Note F)






Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF9N50 (Note F)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

