

# ADC-830 Microprocessor-Compatible 8-Bit A/D Converter

### FEATURES

- Microprocessor-compatible
- ± ½ LSB total adjustment error
- 100 Microseconds conversion time
- Differential analog inputs
- Ratiometric operation
- Single-supply operation

### **GENERAL DESCRIPTION**


DATEL's ADC-830 is a low cost, 8-bit, CMOS A/D converter designed to operate directly with the 8080A control bus via three-state outputs. The device appears as a memory location or I/O port to the microprocessor and thus does not require interfacing logic. The ADC-830's digital control inputs, CS, RD, and WR, are active low, and are available in all microprocessor memory systems. Upon completion of a conversion, an Interrupt signal is generated at the converter's output. The ADC-830 will operate as a normal A/D for non-microprocessor based applications.

Using the successive approximation technique and a modified potentiometric resistor ladder, the ADC-830 achieves an 8-bit conversion in 100 microseconds with a maximum total adjusted error of only  $\pm 1/2$  LSB. No zero adjust is required. Also, the differential analog input allows the user to increase the common mode rejection and offset the zero value of the analog input.

Other features include single supply operation and an internal clock generator. The clock generator requires only an external RC network or, it may be driven by an external clock. The clock frequency range is 100 kHz to 1.2 MHz. In addition, the ADC-830 operates ratiometrically or with a 2,5V dc, 5V dc, or, to allow the encoding of smaller analog input voltage ranges, an analog-span-adjusted reference.

The ADC-830 is packaged in 20-pin plastic DIP and operates over the  $0^{\circ}$ C to  $+70^{\circ}$ C commercial temperature range. Power requirement is +5V dc. With it's combination of low cost, small size, ease of digital interfacing, and versatility of analog interfacing, the ADC-830 is the ideal choice for many process control and instrumentation applications.

www.DataSheet4U.com





#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage ..... + 6.5V 

### FUNCTIONAL SPECIFICATIONS

Typical at +25°C, +5V dc supply voltage, unless otherwise noted.

ANALOG INPUTS Analog Input Range' Ommon Mode Voltage Range Common Mode Voltage Range Common Mode Rejection, dc, max		
Common Mode Voitage Hange cind to + Vs Common Mode Voitage Hange cind to + Vs Common Mode Rejection, ±2.44 mV Input Resistance, Span Adjust, min	ANALOG INPUTS	
Input Resistance, Span Adjust, min.       2.5 kΩ         DIGITAL INPUTS       -         Input Logic Level, Vin ("1") <sup>2</sup> .       + 2.0V min. to + 15V max.         Input Logic Level, Vin ("1") <sup>2</sup> .       + 0.8V max.         Clock IN Threshold Voltage <sup>4</sup> , Pos.       + 2.7V min. to + 3.5V max.         Neg.       + 1.5V min. to + 2.0V max.         Clock IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       + 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       - 0.6V min. to + 2.0V max.         Cick IN Hysteresis <sup>4</sup> .       - 0.6V min. to + 2.0V max.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS       Parallel Output Data.       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       -       Device status signal. Low when conversion in progress and when output data ena	Common Mode Voltage Hange Common Mode Rejection,	Gind to $+V_S$
DIGITAL INPUTSInput Logic Level, Vin ("1") <sup>2</sup> $\pm 2.0V$ min. to $\pm 15V$ max.Input Logic Level, Vin ("1") <sup>2</sup> $\pm 0.8V$ max.Clock IN Threshold Voltage <sup>4</sup> , Pos. $\pm 0.8V$ max.Pos. $\pm 1.5V$ min. to $\pm 2.1V$ max.Clock IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.Cick IN Hysteresis <sup>4</sup> $\pm 0.6V$ min. to $\pm 2.1V$ max.MR (Write Strobe)Start conversion pulse. Input low of 100 nsec. min., in conjunction with a low on CS, resets S.A.R.and shift register.Output enable delay is 200 nsec.Digital Input Capacitance, max.7.5 pFDIGITAL OUTPUTS $= 2.4V$ min. at $-360 \ \mu A$ vout ("1") <sup>5</sup> Parallel Output Data $= 8$ parallel lines of three-state, gateable output data.Output Logic Level, Vout ("1") <sup>5</sup> $\pm 2.4V$ min. at $-360 \ \mu A$ vout ("1") <sup>5</sup> Output Short Circuit Current, gnd, min. $\pm 3 \ \mu A$ Output Short Circuit Current, gnd, min. $\pm 3 \ \mu A$ Output Capacitance, max. $\pm 7.5 \ pF$ PERFORMANCEBillal Unput Capacitance, max. $\pm 7.5 \ pF$ <th>Input Resistance, Span Adjust,</th> <th></th>	Input Resistance, Span Adjust,	
Input Logic Level, Vin ("1") <sup>2</sup> + 2.0V min. to + 15V max. Clock IN Threshold Voltage <sup>4</sup> , Pos	min	2.5 kΩ
Clock IN Hysteresist       +2.7V min. to +3.5V max.         Neg.       +1.5V min. to +2.0V max.         Clock IN Hysteresist       +0.6V min. to +2.0V max.         CS (Chip Select)       Active low state, enables the ADC-830 for read and write operations.         WR (Write Strobe)       Start conversion pulse. Input low of 100 nsec. min., in conjunction with a low on CS, resets S.A.R. and shift register.         RD (Read Strobe)       Ouput enable pulse. Input low, in conjunction with a low on CS, resets S.A.R. and shift register.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS         Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Device status signal. Low when conversion complete. High when conversion complete. High when conversion in progress and when output data enabled.         Output Logic Level, vout ("1")*       +2.4V min. at -360 µA         Vout ("1")*       +2.4V min. at 1.6 mA         Output Short Circuit Current, Gnd, min.       9.0 mA         Off-State Output Current, Si µA       90 mA         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits         Resolution       8 binary bits         Conversion Time*       100 µsec.         Conversion Rate*, max.       7.5 pF         PERFORMANCE <t< th=""><th></th><th><b>1</b></th></t<>		<b>1</b>
Neg.       + 1.5V min. to + 2.0V max.         Clock IN Hysteresis <sup>4</sup> + 0.6V min. to + 2.0V max.         CS (Chip Select)       Active low state, enables the ADC-830 for read and write operations.         WR (Write Strobe)       Start conversion pulse. Input low of 100 nsec. min., in conjunction with a low on CS, resets S.A.R. and shift register.         Cligation (Read Strobe)       Output enable pulse. Input low, in conjunction with a low on CS, enables three-state outputs. Max. enable delay is 200 nsec.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS         Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Device status signal. Low when conversion complete. High when conversion in progress and when output data enabled.         Output Logic Level, vout ("1") <sup>5</sup> + 2.4V min. at - 360 µA         Vout ("1") <sup>5</sup> + 2.4V min. at 1.6 mA         Output Short Circuit Current, Gnd, min.       4.5 mA         Ys., min.       9.0 mA         Off-State Output Current, Si µA       Digital Output Capacitance, max.         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits         Resolution       8 binary bits         Conversion Time <sup>4</sup> 100 µsec.         Conversion Rate <sup>6</sup> max.       200 nsec.	Dec	+ 2 7\/ min to + 3 5\/ max
WR (Write Strobe)       Start conversion pulse. Input low of 100 nsec. min., in conjunction with a low on CS, resets S.A.R. and shift register.         RD (Read Strobe)       Ouput enable pulse. Input low, in conjunction with a low on CS, resets S.A.R. and shift register.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS         Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Bey and the max on the mathematication of the mathemathematication of the mathematication of the mathemat	Neg	+1.5V min. to +2.1V max.
WR (Write Strobe)       Start conversion pulse. Input low of 100 nsec. min., in conjunction with a low on CS, resets S.A.R. and shift register.         RD (Read Strobe)       Ouput enable pulse. Input low, in conjunction with a low on CS, resets S.A.R. and shift register.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS         Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Bey and the max on the mathematication of the mathemathematication of the mathematication of the mathemat	Clock IN Hysteresis <sup>4</sup>	+0.6V min. to +2.0V max.
WR (Write Strobe)       Start conversion pulse. Input low of 100 nsec. min, in conjunction with a low on CS, resets S.A.R. and shift register.         RD (Read Strobe)       Ouput enable pulse. Input low, in conjunction with a low on CS, enables three-state outputs. Max. enable delay is 200 nsec.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS         Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Bevice status signal. Low when conversion complete. High when conversion in progress and when output data enabled.         Output Logic Level, Yout ("1") <sup>6</sup> +2.4V min. at -360 μA Yout ("0") <sup>6</sup> Vout ("1") <sup>5</sup> +2.4V min. at -360 μA Yout ("0") <sup>6</sup> Output Short Circuit Current, Gnd, min       4.5 mA You max. at 1.6 mA         Output Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits Total Adjusted Error", max.         Resolution       8 binary bits Total Adjusted Error", max.         Three-State Control Delay'!, max.       200 nsec.         Conversion Rate <sup>9</sup> , max.       200 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity' <sup>13</sup> ±2.44 mV         POWER REQUIREMENTS       4.5V dc to +6.3V dc         Supply Voitage Range       +4.5V dc to +6.3V dc         Supply Voitage Range       +4.5V dc	<b>CS</b> (Chip Select)	ADC-030 IOI read and write
RD (Read Strobe)       Ouput enable pulse. Input low, in conjunction with a low on CS, enables three-state outputs. Max. enable delay is 200 nsec.         Digital Input Capacitance, max.       7.5 pF         DIGITAL OUTPUTS       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Berallel lines of three-state, gateable output data.         Output Logic Level,       Yout ("1")s         Yout ("1")s       +2.4V min. at - 360 µA         Yout ("1")s       +0.4V max. at 1.6 mA         Output Short Circuit Current, Gnd, min.       4.5 mA         Off-State Output Current       ±3 µA         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits         Resolution       8 binary bits         Total Adjusted Error7, max.       ±1½ LSB         Conversion Time <sup>6</sup> , max.       80 nsec.         Three-State Control Delay'1, max.       250 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity13       ±2.44 mV         POWER REQUIREMENTS       \$4.5V dc to +6.3V dc         Supply Voitage Range       +4.5V dc to +6.3V dc		Start conversion pulse. Input low of 100 nsec. $\underline{min}$ , in conjunction with a low on $\overline{CS}$ , resets S.A.R. and shift register.
DIGITAL OUTPUTS         Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Device status signal. Low when conversion complete. High when conversion in progress and when output data enabled.         Output Logic Level,       +2.4V min. at - 360 µA         Yout (''0') <sup>6</sup> +0.4V max. at 1.6 mA         Output Short Circuit Current,       9.0 mA         Gnd, min.       4.5 mA         Vs., min.       9.0 mA         Off-State Output Current.       ±3 µA         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits         Conversion Rate <sup>6</sup> , max.       8 binary bits         Conversion Rate <sup>6</sup> , max.       80 µA         Output Enable Delay <sup>11</sup> , max.       250 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity <sup>13</sup> ±2.44 mV         POWER REQUIREMENTS       Supply Voitage Range         Supply Voitage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	RD (Read Strobe)	enables three-state outputs. Max.
Parallel Output Data       8 parallel lines of three-state, gateable output data.         INT (Interrupt)       Device status signal. Low when conversion compete. High when conversion on progress and when output data enabled.         Output Logic Level, vout ('1')'s       +2.4V min. at -360 μA         Yout ('0')'e       +0.4V max. at 1.6 mA         Output Short Circuit Current, Gnd, min.       4.5 mA         Output Quput Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits         Total Adjusted Error', max.       100 μsec.         Conversion Time*       100 μsec.         Clock Frequency Range**       100 kHz to 1.2 MHz         Output Delay!, max.       200 nsec.         Interrupt Output Delay!, max.       450 nsec.         Power Supply Sensitivity**       ±2.44 mV         POWER REQUIREMENTS       \$4.5V dc to +6.3V dc         Supply Voltage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	Digital Input Capacitance, max	
gateable output data.         INT (Interrupt)       Device status signal. Low when conversion complete. High when conversion in progress and when output data enabled.         Output Logic Level, Vout ("1") <sup>5</sup> +2.4V min. at -360 μA Vout ("0") <sup>6</sup> Vout ("1") <sup>5</sup> +2.4V min. at -360 μA Vout ("0") <sup>6</sup> Output Short Circuit Current, Gnd, min.       4.5 mA 9.0 mA         Off-State Output Current, State Output Capacitance, max.       7.5 pF         PERFORMANCE       8 binary bits Total Adjusted Error", max.         Bresolution       8 binary bits Conversion Rate <sup>9</sup> , max.         Three-State Control Delay'!, max.       200 nsec.         Conversion Rate <sup>9</sup> , max.       450 nsec.         Power Supply Sensitivity' <sup>3</sup> ±2.44 mV         POWER REQUIREMENTS       5.0 vdc to +6.3V dc Supply Voltage Range	DIGITAL OUTPUTS	August 201
INT (Interrupt)       Device status signal. Low when conversion complete. High when conversion in progress and when output data enabled.         Output Logic Level, Yout ("1")*       +2.4V min. at -360 μA         Vout ("0")*       +0.4V max. at 1.6 mA         Output Short Circuit Current, Gnd, min.       9.0 mA         Off-State Output Capacitance, max.       7.5 pF         PERFORMANCE         Resolution       8 binary bits         Total Adjusted Error <sup>7</sup> , max.       ± ½ LSB         Conversion Rate*, max.       80 mA         Output State Output Current       100 μsec.         Conversion Rate*, max.       8 binary bits         Total Adjusted Error <sup>7</sup> , max.       ± ½ LSB         Conversion Rate*, max.       80 msec.         Three-State Control Delay1*, max.       250 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity1*       ± 2.44 mV         POWER REQUIREMENTS       Supply Voltage Range         Supply Voltage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	•	aateable output data
Output Logic Level, Vout ("1") <sup>8</sup>	INT (Interrupt)	Device status signal. Low when conversion complete. High when conversion in progress and when
Vout (*1 <sup>1</sup> )*s	Outout Logic Level.	· •
Output Short Circuit Current, Gnd, min.       4.5 mA         Vs., min.       9.0 mA         Off-State Output Current       ± 3 μA         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE         Resolution       8 binary bits         Total Adjusted Error <sup>7</sup> , max.       ± ½ LSB         Conversion Rate <sup>9</sup> , max.       8770 CPS         Clock Frequency Range <sup>10</sup> 100 ksec.         Clock Frequency Range <sup>10</sup> 100 kHz to 1.2 MHz         Output Enable Delay <sup>11</sup> , max.       200 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity <sup>13</sup> ± 2.44 mV         POWER REQUIREMENTS       Supply Voltage Range         Supply Voltage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	Vout ("1") <sup>5</sup>	+2.4V min. at -360 μA
Gnd, min.       4.5 mA         Vs., min.       9.0 mA         Off-State Output Current       ± 3 µA         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE         Resolution       8 binary bits         Total Adjusted Error <sup>7</sup> , max.       ± ½ LSB         Conversion Rate <sup>6</sup> , max.       870 CPS         Clock Frequency Range <sup>10</sup> 100 µsec.         Contersion Rate <sup>9</sup> , max.       200 nsec.         Three-State Control Delay <sup>11</sup> , max.       250 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity <sup>13</sup> ± 2.44 mV         POWER REQUIREMENTS       Supply Voltage Range         Supply Voltage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	Vout ("0") <sup>6</sup>	+0.4V max. at 1.6 mÅ
Vs., min 9.0 mA Off-State Output Current	Output Short Circuit Current,	4.5
Off-State Output Current       ± 3 μA         Digital Output Capacitance, max.       7.5 pF         PERFORMANCE         Resolution       8 binary bits         Total Adjusted Error <sup>7</sup> , max.       ± ½ LSB         Conversion Time <sup>4</sup> 100 μsec.         Conversion Rate <sup>9</sup> , max.       8770 CPS         Clock Frequency Range <sup>10</sup> 100 kHz to 1.2 MHz         Output Enable Delay <sup>11</sup> , max.       250 nsec.         Three-State Control Delay <sup>12</sup> , max.       450 nsec.         Power Supply Sensitivity <sup>13</sup> ± 2.44 mV         POWER REQUIREMENTS       supply Voltage Range         Supply Voltage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	Gnd, min	4.5 MA
Digital Output Capacitance, max. 7.5 pF         PERFORMANCE         Resolution       8 binary bits         Total Adjusted Error <sup>7</sup> , max.       ± ½ LSB         Conversion Time <sup>8</sup> 100 µsec.         Conversion Rate <sup>9</sup> , max.       870 CPS         Clock Frequency Range <sup>10</sup> 100 kHz to 1.2 MHz         Output Enable Delay <sup>11</sup> , max.       250 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity <sup>13</sup> ± 2.44 mV         POWER REQUIREMENTS       Supply Voltage Range         Supply Current, max.       1.8 mA	Vs., min.	9.0 mA
Resolution       8 binary bits         Total Adjusted Error', max.       ±½ LSB         Conversion Time*       100 µsec.         Conversion Rate*, max.       8770 CPS         Clock Frequency Range*o       100 kHz to 1.2 MHz         Output Enable Delay**, max.       200 nsec.         Interrupt Output Delay, max.       450 nsec.         Power Supply Sensitivity**       ± 2.44 mV         POWER REQUIREMENTS       Supply Voltage Range         Supply Voltage Range       +4.5V dc to +6.3V dc         Supply Current, max.       1.8 mA	Digital Output Capacitance, max.	7.5 pF
Total Adjusted Error <sup>7</sup> , max	PERFORMANCE	
Total Adjusted Error <sup>7</sup> , max	Besolution	8 binary bits
Conversion Rate*, max	Total Adjusted Error7, max	+ 1/2 LSB
Conversion Rate*, max	Conversion Time <sup>a</sup>	100 usec.
Clock Frequency Range <sup>10</sup> 100 kHz to 1.2 MHz Output Enable Delay <sup>11</sup> , max 200 nsec. Three-State Control Delay <sup>13</sup> , max	Conversion Rate <sup>®</sup> , max	8770 CPS
Three-State Control Delay, max. 250 nsec.         Interrupt Output Delay, max	Clock Frequency Range <sup>10</sup>	100 kHz to 1.2 MHz
Three-State Control Delay, max. 250 nsec.         Interrupt Output Delay, max	Output Enable Delay <sup>11</sup> , max	200 nsec.
Power Supply Sensitivity13       ± 2.44 mV         POWER REQUIREMENTS         Supply Voltage Range       ± 4.5V dc to ± 6.3V dc         Supply Current, max       1.8 mA	Three-State Control Delay12, max.	250 nsec.
Power Supply Sensitivity13       ± 2.44 mV         POWER REQUIREMENTS         Supply Voltage Range       ± 4.5V dc to ± 6.3V dc         Supply Current, max       1.8 mA	Interrupt Output Delay, max	450 nsec.
Supply Voltage Range	Power Supply Sensitivity <sup>13</sup>	. ±2.44 mV
	POWER REQUIREMENTS	
www.DataSheet4U.com	Supply Voltage Range	+4.5V dc to +6.3V dc 1.8 mA
	www.DataShe	et4U.com

#### PHYSICAL/ENVIRONMENTAL

Operating Temperature Range ... 0°C to 70°C Storage Temperature Range ..... -65°C to +150°C Package Type ..... 20 pin plastic DIP

#### FOOTNOTES

- 1. When Analog IN (Pin 7) is ≥ + Analog IN (Pin 6), the digital output code will be 0000 0000. Two internal diodes are connected to each analog input which will forward conduct for input voltages one diode drop below ground or above
- 2.  $V_{S}^{-}$  = +5.25V dc, at V<sub>S</sub> = +5V dc, high level input current = 1  $\mu$ A maximum.
- V<sub>S</sub> = +4.75V dc, at V<sub>S</sub> = +5V dc, low level input current = 1 µA maximum. З.
- 4.
- Clock IN (Pin 4) is the input of a Schmitt Trigger circuit.  $V_S = +4.75V$ . For Vout ("1") = 4.5V high level output current =  $-10 \ \mu$ A. 5
- 6.  $V_S = +4.75V$ . Low level output current for the Interrupt Output is 1.0 mA.
- 7. Specified after full-scale adjustment.
- 8. With an asynchronous start pulse, up to 8 clock periods may be required before conversion starts.
- 9. Conversion rate in free-running mode; INTR (Pin 5) connected to WR (Pin 3), CS (Pin 1) = OV, and  $f_{clk}$  = 740 kHz.
- 10.  $V_S = +6V$ . Clock frequency range at  $V_S = +5V$  is 100 kHz to 800 kHz.
- 11. CL = 100 pf, use bus driver for large CL
- 12.  $C_L = 10 \text{ pf}, R_L = 10 \text{ K}\Omega$ .
- 13. V<sub>S</sub> = +5V ± 10% over full analog input range.

### **TECHNICAL NOTES**


- The digital control inputs (CS, RD, and WR) are active low to allow easy interface to microprocessor control busses. For non-microprocessor based applications, the CS input (Pin 1) can be grounded and the standard A/D START function is obtained by an active low pulse on the WR input (Pin 3) and the Output ENABLE function is obtained by an active low pulse on the RD input (Pin 2).
- 2. The ADC-830 has a differential analog voltage input (Pins 6 & 7). The switching time between the inputs is 4.5 clock periods. The maximum error voltage due to this sampling delay is  $\Delta V_e$  (maximum) = (V<sub>P</sub>) (2 $\pi f_{cm}$ ) (4.5/f<sub>clk</sub>) where:  $\Delta V_e$ is the error voltage due to sampling delay, VP is the peak value of the common-mode voltage, and fcm is the commonmode frequency. Because of this internal switching action, displacement currents will flow at the analog inputs. These current transients occur at the leading edge of the internal clock, rapidly decay, and do not cause errors as the comparator is strobed at the end of the clock period. However, if the voltage source applied to Ana. IN + (Pin 6) exceeds Vs by more than 50 mV, a large current may flow through a parasitic diode to V<sub>S</sub>. If these currents could exceed 1 mA, an external diode should be connected between Ana. IN + (Pin 6) and V<sub>S</sub> (Pin 20).
- 3. The leads to the analog inputs should be kept as short as possible to prevent noise pickup. The source resistance for these inputs should be kept below 5 kn. Input bypass capacitors should not be used as they will average the transient input switching currents of the converter causing scale errors.

# D (ANEL

- 4. The ADC-830 may be used with a 5V, 2.5V or adjusted voltage reference. The reference is either  $\frac{1}{2}$  the value of V<sub>S</sub> or equal to a voltage applied to the span adjust pin (Pin 9). This allows for operation in either a ratiometric mode or an absolute mode. The internal gain for the span adjust input is 2.
- 5. The clock for the ADC-830 may be derived from the CPU or an external RC can be added to provide self clocking. A resistor ( $\approx$  10 k $\Omega$ ) is connected between CLK Return (Pin 19) and CLOCK IN (Pin 4) and a capacitor is connected between CLOCK IN and ground. The resultant clock frequency is f<sub>clk</sub>  $\approx$  1/1.1 RC. Heavy capacitive or dc loading of the Clock Return pin should be avoided, a CMOS or low power TTL Buffer should be used to drive loads greater than 50 pF.
- For continuous conversion operation, the CS input (Pin 1) is grounded and the WR input (Pin 3) is connected to the INTR output (Pin 5). WR and INTR should be momentarily forced low following a power-up cycle to guarantee operation.


- 7. The ADC-830 will require a bus driver when the total capacitance of the data bus gets large. For systems with a slow CPU clock frequency, higher capacitive loads may be driven. Low power Schottky or high current bipolar bus drivers with PNP inputs are recommended.
- 8. The use of good circuit board layout techniques is required for rated performance. Sockets on a PC board should be used, all logic signal leads should be grouped and kept as far as possible from the analog inputs, and the analog inputs should be shielded. A single point analog ground should be used that is separate from the digital ground. V<sub>S</sub> should be bypassed, as close to the V<sub>S</sub> pin as possible, with a low inductance 1  $\mu$ F tantalum capacitor. The V<sub>S</sub> bypass capacitor and self-clocking capacitor (if used) should be returned to digital ground.

## TYPICAL PERFORMANCE CHARACTERISTICS




## **TYPICAL APPLICATIONS**


### HANDLING ± 10V ANALOG INPUTS



# μP INTERFACE FOR FREE-RUNNING A/D




## SELF-CLOCKING IN FREE-RUNNING MODE



AFTER POWER-UP, A MOMENTARY GROUNDING OF THE WR INPUT IS NEEDED TO GUARANTEE OPERATION.

## TIMING AND PERFORMANCE




1.124 DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

## 

**ABSOLUTE WITH A + 5V REFERENCE** 

 $V_S = V_{REF} = +5V$ 


.




\_

### MICROPROCESSOR INTERFACING

### **INS 8080A CPU INTERFACE**



VINENA ARE INSOROUA NOTE 2: PIX 30 CF HE INSERZE MUST BE TIED TO +12V THROUGH A INI RESISTOR TO GENERATE THE RST1 INSTRUCTION WHEN AN INTERRIPT IS ACKNOWLEDGED AS REQUIRED BY THE ACCOMPANYING SAMPLE PROGRAM. The ADC-830 is designed to interface directly with derivatives of the 8080  $\mu P$ . The converter can be mapped into memory space using standard memory address decoding, or it can be controlled as an I/O device by using the  $\overline{I/O}$  R and  $\overline{I/O}$  W strobes and decoding address bits A0  $\rightarrow$  A7 (or A8  $\rightarrow$  A15) to obtain the CS input. Using the I/O space provides 256 additional addresses and may allow a simpler 8-bit address decoder but the data can only be input to the accumulator. In systems where the A/D converter is 1 of 8 or less I/O mapped devices, no address bits (A0 to A7) can be directly used as CS inputs, one for each I/O device.




### MC 6800 CPU INTERFACE

The control bus for the 6800  $\mu$ P derivatives does not use the RD and WR strobe signals. Instead it employs a single R/W line and additional timing, if needed, can be derived from the Ø2 clock. All I/O devices are memory mapped in the 6800 system and a special signal, VMA, indicates that the current address is valid. In many 6800 systems an already decoded 4/5 line is brought out to the common bus at pin 21. This can be tied directly to the ADC-830's CS pin if no other devices are addressed at Hex ADDR: 4XXX or 5XXX.

ADC-830

## MICROPROCESSOR INTERFACING


## MULTIPLE ADC-830's IN A MC6800 SYSTEM



When transferring analog data from several channels to a single  $\mu$ P system, a multiple converter scheme presents several advantages over the conventional multiplexer single converter approach. With the ADC-830, the differential inputs allow individual span adjust for each channel. Also, the channels are sensed simultaneously, reducing the microprocessor's total system servicing time.

In the system shown, the ADC-830's have been arbitrarily located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. The system can easily be extended to allow the interfacing of more converters.

### MULTIPLE ADC-830'S IN A Z-80 INTERRUPT DRIVE MODE



In data acquisition systems where more than one peripheral device will be interrupting program execution of a microprocessor, the CPU must determine which device requires servicing. The circuit shown allows the ADC-830's to be started in any sequence, but will input and store valid data with a priority sequence of A/D #1 through A/D #7. Only the converters whose INT is asserted will be read.

