ZL50019 Enhanced 2 K Digital Switch with Stratum 4E DPLL

Data Sheet

Features

- 2048 channel x 2048 channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and 16.384 Mbps
- 32 serial TDM input, 32 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 4E specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Output streams can be configured as bidirectional for connection to backplanes

November 2006

Ordering Information 256 Ball PBGA ZL50019GAC Trays 256 Lead LQFP ZL50019QCC Trays ZL50019QCG1 256 Lead LQFP* Trays, Bake & Drypack ZL50019GAG2 256 Ball PBGA** Trays, Bake & Drypack *Pb Free Matte Tin **Pb Free Tin/Silver/Copper -40°C to +85°C

- Per-stream input and output data rate conversion selection at 2.048, 4.096, 8.192 or 16.384 Mbps. Input and output data rates can differ
- Per-stream high impedance control outputs (STOHZ) for 16 output streams
- Per-stream input bit delay with flexible sampling point selection
- Per-stream output bit and fractional bit advancement




Figure 1 - ZL50019 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- · Four frame pulse and six reference clock outputs
- Three programmable delayed frame pulse outputs
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream (32) Bit Error Rate Test circuits complying to ITU-0.151
- · Per-channel high impedance output control
- · Per-channel message mode
- · Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- · Connection memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

Applications

- PBX and IP-PBX
- Small and medium digital switching platforms
- · Remote access servers and concentrators
- · Wireless base stations and controllers
- Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration

Description

The ZL50019 is a maximum 2,048 x 2,048 channel non-blocking digital Time Division Multiplex (TDM) switch. It has thirty-two input streams (STi0 - 31) and thirty-two output streams (STi00 - 31). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048, 4.096, 8.192 or 16.384 Mbps. The ZL50019 provides up to sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external tristate drivers for the first sixteen output streams (STi00 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 31 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER mode and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 32 PRBS generators that generates a 2¹⁵-1 pattern. On the input side channels can be routed to one of 32 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz provided on REF0 - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 4E specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

Table of Contents

Features	
Applications	2
Description	3
Changes Summary	. 10
1.0 Pinout Diagrams	. 11
1.1 BGA Pinout	
1.2 QFP Pinout	. 12
2.0 Pin Description	. 13
3.0 Device Overview	
4.0 Data Rates and Timing	
4.1 External High Impedance Control, STOHZ0 - 15	
4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing	
5.0 ST-BUS and GCI-Bus Timing	
5.0 Output Timing Generation	
7.0 Data Input Delay and Data Output Advancement	
7.1 Input Bit Delay Programming.	
7.2 Input Bit Sampling Point Programming	
7.3 Output Advancement Programming	
7.4 Fractional Odiput Bit Advancement Programming	
3.0 Data Delay Through the Switching Paths	
8.1 Variable Delay Mode	
8.2 Constant Delay Mode	
·	
9.0 Connection Memory Description	
10.0 Connection Memory Block Programming	
10.1 Memory Block Programming Procedure	
11.0 Device Operation in Master Mode and Slave Modes	
11.1 Master Mode Operation.	
11.2 Divided Slave Mode Operation	
11.3 Multiplied Slave Mode Operation.	
12.0 Overall Operation of the DPLL	
12.1 DPLL Timing Modes	
12.1.1 Normal Mode	
12.1.2 Holdover Mode	
12.1.3.1 Automatic Reference Switching Without Preferences	
12.1.3.1 Automatic Reference Switching With Preference	40
12.1.4 Freerun Mode	
12.1.5 DPLL Internal Reset Mode.	
13.0 DPLL Frequency Behaviour	
13.1 Input Frequencies	
13.2 Input Frequencies Selection	
13.3 Output Frequencies	
13.4 Pull-In/Hold-In Range (also called Locking Range)	
14.0 Jitter Performance	
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance	
14.2 Input Jitter Acceptance	
14.3 Jitter Transfer Function	
15.0 DPLL Specific Functions and Requirements	
15.1 Lock Detector	

Table of Contents

15.2 Maximum Time Interval Error (MTIE)	44
15.3 Phase Alignment Speed (Phase Slope)	44
15.4 Reference Monitoring	
15.5 Single Period Reference Monitoring	
15.6 Multiple Period Reference Monitoring	45
16.0 Microprocessor Port	46
17.0 Device Reset and Initialization	46
17.1 Power-up Sequence	
17.2 Device Initialization on Reset	
17.3 Software Reset	
18.0 Pseudo Random Bit Generation and Error Detection	47
19.0 PCM A-law/m-law Translation	
20.0 Quadrant Frame Programming	49
21.0 JTAG Port	49
21.1 Test Access Port (TAP)	49
21.2 Instruction Register	
21.3 Test Data Registers	
21.4 BSDL	
22.0 Register Address Mapping	51
23.0 Detailed Register Description	. 53
24.0 Memory	86
24.1 Memory Address Mappings	
24.2 Connection Memory Low (CM_L) Bit Assignment	
24.3 Connection Memory High (CM_H) Bit Assignment	
25.0 Applications	
25.1 OSCi Master Clock Requirement	
25.1.1 External Crystal Oscillator	
25.1.2 External Clock Oscillator	
26.0 DC Parameters	92
27.0 AC Parameters	03

Data Sheet

List of Figures

Figure 1 - 2	ZL50019 Functional Block Diagram	1
_	ZL50019 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	
_	ZL50019 256-Lead 28 mm x 28 mm LQFP (top view)	
•	nput Timing when CKIN1 - 0 bits = "10" in the CR	
•	nput Timing when CKIN1 - 0 bits = "01" in the CR	
_	nput Timing when CKIN1 - 0 = "00" in the CR	
•		
	Output Timing for CKo0 and FPo0	
	Output Timing for CKo1 and FPo1	
	Output Timing for CKo2 and FPo2	
_	Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"	
	Output Timing for CKo4	
	Output Timing for CKo5 and FPo5 (FPo_OFF2)	
_	Input Bit Delay Timing Diagram (ST-BUS)	
_	Input Bit Sampling Point Programming	
	Input Bit Delay and Factional Sampling Point	
_	Output Bit Advancement Timing Diagram (ST-BUS)	
Figure 17 -	Output Fractional Bit Advancement Timing Diagram (ST-BUS)	. 32
Figure 18 -	Channel Switching External High Impedance Control Timing	. 33
Figure 19 -	Data Throughput Delay for Variable Delay	. 34
Figure 20 -	Data Throughput Delay for Constant Delay	. 35
Figure 21 -	Automatic Reference Switching State Diagram with No Preferred Reference	. 39
	Automatic Reference Switching State Diagrams with Preferred Reference	
Figure 23 -	Crystal Oscillator Circuit	. 90
	Clock Oscillator Circuit.	
_	Timing Parameter Measurement Voltage Levels	
•	Motorola Non-Multiplexed Bus Timing - Read Access	
_	Motorola Non-Multiplexed Bus Timing - Write Access	
_	Intel Non-Multiplexed Bus Timing - Read Access	
_	Intel Non-Multiplexed Bus Timing - Write Access	
_	JTAG Test Port Timing Diagram	
_	Frame Pulse Input and Clock Input Timing Diagram (ST-BUS).	
_	Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
_	ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
_	ST-BUS Input Timing Diagram when Operated at 16 Mbps	
_	GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps	
_		
_	GCI-Bus Input Timing Diagram when Operated at 16 Mbps	
_	ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
_	GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
•	Serial Output and External Control	
_	Output Drive Enable (ODE)	
_	Input and Output Frame Boundary Offset	
_	FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram	
_	FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram	
_	FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	
	FPo3 and CKo3 (32.768 MHz) Timing Diagram	
_	FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)	
	CKo5 Timing Diagram (19.44 MHz)	
Figure 48 -	REF0 - 3 Reference Input/Output Timing	114

7	L5	N	N	1	q
_	ᆫ	v	v		J

l ict	Ωf	Fig	ures	
LISt	ΟI	ııy	ui c s	•

Figure 49 - Output Timing (ST-BL	S Format)	116

List of Tables

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes	. 22
Table 2 - CKi and FPi Configurations for Multiplied Slave Mode	. 22
Table 3 - Output Timing Generation	. 25
Table 4 - Delay for Variable Delay Mode	. 34
Table 5 - Connection Memory Low After Block Programming	. 36
Table 6 - Connection Memory High After Block Programming	. 36
Table 7 - ZL50019 Operating Modes	. 37
Table 8 - Preferred Reference Selection Options	. 40
Table 9 - DPLL Input Reference Frequencies	. 42
Table 10 - Generated Output Frequencies	. 43
Table 12 - Multi-Period Hysteresis Limits	. 45
Table 11 - Values for Single Period Limits	. 45
Table 13 - Input and Output Voice and Data Coding	. 48
Table 14 - Definition of the Four Quadrant Frames	. 49
Table 15 - Quadrant Frame Bit Replacement	. 49
Table 16 - Address Map for Registers (A13 = 0)	. 51
Table 17 - Control Register (CR) Bits	. 53
Table 18 - Internal Mode Selection Register (IMS) Bits	. 55
Table 19 - Software Reset Register (SRR) Bits	. 56
Table 20 - Output Clock and Frame Pulse Control Register (OCFCR) Bits	
Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits	. 58
Table 22 - FPo_OFF[n] Register (FPo_OFF[n]) Bits	
Table 23 - Internal Flag Register (IFR) Bits - Read Only	
Table 24 - BER Error Flag Register 0 (BERFR0) Bits - Read Only	
Table 25 - BER Error Flag Register 1 (BERFR1) Bits - Read Only	
Table 26 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only	
Table 27 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only	
Table 28 - DPLL Control Register (DPLLCR) Bits	
Table 29 - Reference Frequency Register (RFR) Bits	
Table 30 - Centre Frequency Register - Lower 16 Bits (CFRL)	
Table 31 - Centre Frequency Register - Upper 10 Bits (CFRU)	
Table 32 - Frequency Offset Register (FOR) Bits - Read Only	
Table 33 - Lock Detector Threshold Register (LDTR) Bits	
Table 34 - Lock Detector Interval Register (LDIR) Bits	
Table 35 - Slew Rate Limit Register (SRLR) Bits	
Table 36 - Reference Change Control Register (RCCR) Bits	
Table 37 - Reference Change Status Register (RCSR) Bits - Read Only	
Table 38 - Interrupt Register (IR) Bits - Read Only	
Table 39 - Interrupt Mask Register (IMR) Bits	
Table 40 - Interrupt Clear Register (ICR) Bits	
Table 41 - Reference Failure Status Register (RSR) Bits - Read Only	
Table 42 - Reference Mask Register (RMR) Bits	
Table 43 - Reference Frequency Status Register (RFSR) Bits - Read only	
Table 44 - Output Jitter Control Register (OJCR) Bits	
Table 45 - Stream Input Control Register 0 - 31 (SICR0 - 31) Bits.	
Table 46 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits	
Table 47 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits	
Table 48 - BER Receiver Start Register [n] (BRSR[n]) Bits	. 84

List of Tables

Table 49 - BER Receiver Length Register [n] (BRLR[n]) Bits	. 84
Table 50 - BER Receiver Control Register [n] (BRCR[n]) Bits	85
Table 51 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only	85
Table 52 - Address Map for Memory Locations (A13 = 1)	86
Table 53 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	
Table 54 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	87
Table 55 - Connection Memory High (CM_H) Bit Assignment	89

Changes Summary

The following table captures the changes from January 2006 to November 2006.

Page	Item	Change
1		Updated Ordering Information.

The following table captures the changes from the October 2004 issue.

Page	Item	Change				
38, 70, 71	12.1, "DPLL Timing Modes" on page 38 RCCR Register bits "FDM1 - 0" on page 70 RCSR Register bits "DPM1 - 0" on page 71	The on-chip DPLL's normal, holdo and freerun modes are now collect to as DPLL timing modes instead modes. This change is to avoid on the two main device operating momentum aster and slave modes.	ctively referred of operation onfusion with			
39	12.1.3.1, "Automatic Reference Switching Without Preferences" on page 39 and 12.1.3.2, "Automatic Reference Switching With Preference" on page 40	Section 12.1.3.1 and Section 12.1 clarify the DPLL's automatic refer with and without preference opera Automatic Timing Mode.	ence switching			
67	Table 33, Lock Detector Threshold Register (LDTR) Bits	Clarified threshold calculations.				
69	Table 36, "Reference Change Control Register (RCCR) Bits" Bits "PRS1 - 0" and Bits "PMS2 - 0"	Added description to clarify that consecutive references can be u automatic timing mode with a preference.	sed in			

1.0 Pinout Diagrams

1.1 BGA Pinout

`	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	V _{SS}	STi29	STi28	STi27	STi25	STi26	STi24	NC	NC	STio22	STio23	STio21	STio20	NC	NC	V _{SS}	Α
В	STi31	STi10	STi5	STi4	CKo2	STi0	CKo0	REF2	V _{DD} _ COREA	FPi	CKi	IC_ OPEN	IC_ OPEN	OSCi	ODE	STio19	В
С	STi30	STi9	V _{SS}	STi7	STi6	STi1	CKo1	REF_ FAIL2	V _{SS}	IC_ OPEN	IC_ OPEN	OSCo	IC_GND	V _{SS}	STio15	STio18	С
D	STi17	STi11	V _{DD_IO}	STi3	STi2	CKo4	REF3	REF1	REF_ FAIL0	V _{SS}	FPo_ OFF1	OSC_ EN	STio13	V _{DD_IO}	STio14	STio16	D
E	STi16	STi14	STi8	V _{DD_IO}	V _{SS}	V _{DD} _ CORE	REF_ FAIL3	REF_ FAIL1	REF0	NC	V _{DD} _ CORE	V _{SS}	V _{DD_IO}	STio12	FPo2	STio17	Е
F	STi19	STi15	STi12	STi13	V _{DD_IO}	V _{DD} _ CORE	V _{DD} _ CORE	V _{SS}	V _{SS}	V _{DD} _ CORE	V _{DD} _ CORE	V _{DD_IO}	IC_ OPEN	FPo3	FPo_ OFF2	STOHZ15	F
G	STi18	RESET	IC_GND	IC_ OPEN	TDo	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	A12	A13	FPo1	FPo0	STOHZ14	G
Н	STi21	V _{SS}	V _{SS}	V _{DD} _ COREA	CKo5	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A7	A9	A10	FPo_ OFF0	A11	STOHZ12	Н
J	STi20	V _{DD_IOA}	V _{DD_IOA}	V _{SS}	V _{SS}	CKo3	V _{SS}	V _{SS}	V _{SS}	V _{SS}	А3	A4	A5	A8	A6	STOHZ13	J
K	STi22	V _{SS}	TMS	V _{SS}	V _{DD} _ COREA	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	IC_ OPEN	A0	A2	A1	STOHZ11	K
L	STi23	V _{DD} _ COREA	TRST	TCK	V _{DD_IO}	V _{DD} _ CORE	V _{DD} _ CORE	V _{SS}	V _{SS}	V _{DD} _ CORE	V _{DD} _ CORE	V _{DD_IO}	STio10	STio11	STio9	STOHZ10	L
M	STio25	NC	TDi	D0	V _{SS}	V _{DD} _ CORE	V _{DD} _ CORE	D6	D10	V _{DD} _ CORE	V _{DD} _ CORE	V _{SS}	MOT_ INTEL	MODE_ 4M0	STio8	STOHZ9	М
N	STio24	NC	V _{DD_IO}	STio0	STOHZ3	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V _{DD_IO}	STOHZ5	STOHZ8	N
Р	STio26	NC	V _{SS}	STio1	STio3	STOHZ1	D3	D8	D14	ĪRQ	STio5	STOHZ4	STOHZ6	V _{SS}	STOHZ7	NC	Р
R	STio27	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
Т	V _{SS}	STio28	STio29	STio31	STio30	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	Т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Note: A1 corner identified by metallized marking.

Note: Pinout is shown as viewed through top of package.

Figure 2 - ZL50019 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

1.2 QFP Pinout




Figure 3 - ZL50019 256-Lead 28 mm x 28 mm LQFP (top view)

2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V _{DD_CORE}	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V _{DD_COREA}	Power Supply for analog circuitry: +1.8 ∨
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V _{DD_IO}	Power Supply for I/O: +3.3 V
J2, J3	220, 226	V _{DD_IOA}	Power Supply for the CKo5 and CKo3 outputs: +3.3 V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V _{SS}	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
К3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.				
L4	238	TCK	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic.				
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.				
M3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.				
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.				
B12, B13, C10, C11, F13, G4, K12	80, 105, 150, 151, 152, 153, 210	IC_OPEN	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected.				
C13, G3	144, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input) These pins MUST be low.				
A8, A9, A14, A15, E10, M2, N2, P2, P16, R2, R16, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15	61, 62, 63, 64, 65, 66, 67, 68, 134, 135, 136, 137, 138, 139, 140, 215, 219, 225, 229, 236, 237	NC	No Connect These pins MUST be left unconnected.				

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
M14, R13	46, 48	MODE_4M0, MODE_4M1	4M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi = 4.096 MHz operation. See Table 7, "ZL50019 Operating Modes" on page 37 for a detailed explanation. See Table 17, "Control Register (CR) Bits" on page 53 for CKi and FPi selection using the CKIN1 - 0 bits.				
D12	107	OSC_EN	Oscillator Enable (5 V-Tolerant Input with Internal Pull-down) It tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the device is in master mode, an external oscillator is required and this pin MUST be tied high.				
C12	149	OSCo	Oscillator Clock Output (3.3 V Output) If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 90) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (see Figure 24 on page 91). If OSC_EN = 0, this pin MUST be left unconnected.				
B14	148	OSCi	Oscillator Clock Input (3.3 V Input) If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (see Figure 23 on page 90) or to a clock oscillator under normal operation (see Figure 24 on page 91). If OSC_EN = 0, this pin MUST be driven high or low by connecting either to V _{DD_IO} or to ground.				
E9, D8, B8, D7	161, 164, 166, 168	REF0 - 3	DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs) If the device is in Master mode, these input pins accept 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to VDD_IO or to ground.				
D9, E8, C8, E7	159, 163, 165, 167	REF_FAIL0 - 3	Failure Indication for DPLL References 0 to 3 (5 V-Tolerant Three-state Outputs) These output pins are used to indicate input reference failure when the device is in master mode. If REF0 fails, REF_FAIL0 will be driven high. If REF1 fails, REF_FAIL1 will be driven high. If REF2 fails, REF_FAIL2 will be driven high. If REF3 fails, REF_FAIL3 will be driven high. If the device is in slave mode, these pins are driven low, unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set.				

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKo0. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CKo3. In Divided Slave modes, the frame pulse width of FPo0 - 3 cannot be narrower than the input frame pulse (FPi) width.
H14, D11	100, 104	FPo_OFF0 - 1	Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.
F15	108	FPo_OFF2 or FPo5	Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output) As FPo_OFF2, this is an individually programmable 8 kHz frame pulse, offset from the output frame boundary by a programmable number of channels. By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes FPo5, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B7, C7, B5, J6, D6, H5	170, 172, 174, 227, 176, 221	CKo0 - 5	ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs) CK00: 4.096 MHz output clock. CK01: 8.192 MHz output clock. CK02: 16.384 MHz output clock. CK03: 4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz programmable output clock. CK04: 1.544 MHz or 2.048 MHz programmable output clock. CK05: 19.44 MHz output clock. See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CK00 - 3 cannot be higher than input clock (CKi). CK04 and CK05 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description					
B10	155	FPi	ST-BUS/GCI-Bus Frame Pulse Input (5 V-Toleral Schmitt-Triggered Input) This pin accepts the frame pulse which stays active for 61 r 122 ns or 244 ns at the frame boundary. The frame pul frequency is 8 kHz. The frame pulse associated with the higher input or output data rate must be applied to this pin when the device is operating in Divided Slave mode or Master mode. The exception is if the device is operating in Master mode we loopback (i.e., CKi_LP is set in the Control Register). In that case this input must be tied high or low externally. When the device operating in Multiplied Slave mode, the frame pulse associate with the highest input data rate must be applied to this pin. For modes (except Master mode with loopback), if the data rate 16.384 Mbps, a 61 ns wide frame pulse must be used. By defaut the device accepts a negative frame pulse in ST-BUS format, but can accept a positive frame pulse instead if the FPINP bit is shigh in the Control Register (CR). It can accept a GCI-formatte frame pulse by programming the FPINPOS bit in the Control Register (CR) to high.					
B11	154	CKi	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered The Input) This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).					

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2, E1, D1, G1, F1, J1, H1, K1, L1, A7, A5, A6, A4, A3, A2, C1, B1	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206, 243, 244, 245, 246, 247, 248, 250, 252, 189, 190, 191, 192, 193, 194, 196, 197	STi0 - 31	Serial Input Streams 0 to 31 (5 V-Tolerant Inputs with Enabled Internal Pull-downs) The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame.
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15, D16, E16, C16, B16, A13, A12, A10, A11, N1, M1, P1, R1, T2, T3, T5, T4	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118, 125, 126, 127, 128, 129, 130, 131, 132, 253, 254, 255, 256, 1, 2, 3, 4	STio0 - 31	Serial Output Streams 0 to 31 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs) The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDH (bit 7) and BDL (bit 6) of Internal Mode Selection (IMS) register.
R3, P6, R5, N5, P12, N15, P13, P15, N16, M16, L16, K16, H16, J16, G16, F16	11, 12, 13, 14, 55, 56, 58, 59, 75, 76, 77, 78, 119, 120, 122, 124	STOHZ0 - 15	Serial Output Streams High Impedance Control 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0 - 157 only.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description					
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 31 and the output-driven-high control for STOHZ0 - 15. When it is high, STio0 - 31 and STOHZ0 - 15 are enabled. When it is low, STio0 - 31 are tristated and STOHZ0 - 15 are driven high.					
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.					
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.					
R11	40	<u>cs</u>	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.					
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.					
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input) This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.					
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.					

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Enabled Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
P10	43	ĪRQ	Interrupt (5 V-Tolerant Three-state Output) This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 31 drivers and drives the STOHZ0 - 15 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μs . Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600 μs due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 46 for details.

3.0 Device Overview

The device has thirty-two ST-BUS/GCI-Bus inputs (STi0 - 31) and thirty-two ST-BUS/GCI-Bus outputs (STi00 - 31). STi00 - 31 can also be configured as bi-directional pins, in which case STi0 - 31 will be ignored. It is a non-blocking digital switch with 2048 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048 Mbps, 4.096 Mbps and, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first sixteen ST-BUS/GCI-Bus outputs (STi00 -15).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 4E specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:

The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. For the Divided Slave mode, the core master clock can be either 98.304 MHz, which is multiplied from CKi, or 100 MHz, which is multiplied from a 20 MHz oscillator. The Divided Slave mode with 98.304 MHz core master clock is called Divided Slave with CKi mode, and the mode with 100 MHz core master clock is called Divided Slave with OSC mode.

The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR, IRQ and DTA_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

4.0 Data Rates and Timing

The ZL50019 has 32 serial data inputs and 32 serial data outputs. Each stream can be individually programmed to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 μ s frame.

The output streams can be programmed to operate as bi-directional streams. The output streams are divided into two groups to be programmed into bi-directional mode. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, input streams 0 - 15 (STi0 - 15) are internally tied low, and output streams 0 - 15 (STi00 - 15) are set to operate in a bi-directional mode. Similarly, when BDH (bit 7) in the Internal Mode Selection (IMS) register is set, input streams 16 - 31 (STi16 - 31) are internally tied low, and output streams 16 - 31 (STi016 - 31) are set to operate in bi-directional mode. The groups do not have to be set into the same mode. Therefore it is possible to have half of the streams operating in bi-directional mode while the other half is operating in normal input/output mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 31 (SICR0 - 31). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 2048 channels. If all 32 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 8192 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 2048 channels will occur if eight of the streams are operating at 16.384 Mbps, half of the streams are operating at 8.192 Mbps or all streams operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 1024 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 2048 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

4.1 External High Impedance Control, STOHZ0 - 15

There are 16 external high impedance control signals, STOHZ0 - 15, that are used to control the external drivers for per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STio0 - 15) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 15 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 15 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any

unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 33 for a diagrammatical explanation.

4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50019 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 38. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

Highest <u>Input or Output</u> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)		
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)		
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)		
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)		

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

Highest Input Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode

The ZL50019 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

5.0 ST-BUS and GCI-Bus Timing

The ZL50019 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125 μ s frame pulse period.

By default, the ZL50019 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

6.0 Output Timing Generation

The ZL50019 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0 - 3, 5) and six output clock pins (CKo0 - 5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit
FPo0 pulse width	244	ns
CKo0	4.096	MHz
FPo1 pulse width	122	ns
CKo1	8.192	MHz
FPo2 pulse width	61	ns
CKo2	16.384	MHz
FPo3 pulse width	244, 122, 61 or 30	ns
CKo3	4.096, 8.192, 16.384 or 32.768	MHz
CKo4	1.544 or 2.048	MHz
FPo5 pulse width	51	ns
CKo5	19.44	MHz

Table 3 - Output Timing Generation

The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the SLV_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table 3 above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50019 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo OFF2 can be labeled as FPo5.




Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1




Figure 9 - Output Timing for CKo2 and FPo2




Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"




Figure 11 - Output Timing for CKo4




Figure 12 - Output Timing for CKo5 and FPo5 (FPo_OFF2)

7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment unless the output stream is operating at 16.384 Mbps, in which case the output bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 31 (SICR0 - 31) as described in Section 45 on page 79. The input bit delay can range from 0 to 7 bits.




Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50019 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 31 (SICR0 - 31). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 31 (SICR0 - 31).




Figure 15 - Input Bit Delay and Factional Sampling Point

7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 31 (SOCR0 - 31).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 31 (SOCR0 - 31) as described in Table 47 on page 83. The output bit advancement can vary from 0 to 7 bits.




Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA 1 - 0 (bits 8 - 7) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits. For streams operating at 16.384 Mbps, the fractional bit advancement can be set to either 0 or 1/2 bit.




Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps, the user can advance the STOHZ signals a further 0, 1/4, 1/2, 3/4 or 4/4 bits by programming STOHZ[n]A 2 - 0 (bit 11 - 9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps, the additional STOHZ advancement can be set to 0, 1/2 or 4/4 bits by programming the same register.




Figure 18 - Channel Switching External High Impedance Control Timing

8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0.

8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	r	n-m = 7	n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

Table 4 - Delay for Variable Delay Mode

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125 μ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.




Figure 19 - Data Throughput Delay for Variable Delay

8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

$$T = 2 \text{ frames} + (n - m)$$

The constant delay mode is controlled by V/\overline{C} (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 20 - Data Throughput Delay for Constant Delay

9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM_L) and Connection Memory High (CM_H). The CM_L is 16-bits wide and is used for channel switching and other special modes. The CM_H is 5-bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM_L) is low, μ -law/A-law conversion will be turned off and the contents of CM_H will be ignored. Each connection memory location of the CM_L or CM_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 52 on page 86 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. The 5-bit contents of the CM_H will be ignored during the normal channel switching mode without the μ -law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM_L) is set to zero. If μ -law/A-law conversion is required, the CM_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM_L) is programmed high, the ZL50019 will operate in one of the special modes described in Table 54 on page 87. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the μ -law/A-law conversion can also be enabled as required.

10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

10.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM L.
- 3. Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM_L positions. The remaining CM_L locations (bits 15 3) and the programmable values in the CM H (bits 4 0) will be loaded with zero values.

The following tables show the resulting values that are in the CM_L and CM_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0
	Table 5 - Connection Memory Low After Block Programming															

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6 - Connection Memory High After Block Programming

Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0.

It takes at least two frame periods (250 μ s) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

Note: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi

and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.

Table 7, "ZL50019 Operating Modes" on page 37 summarizes the different modes of operation available within the ZL50019. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 17, "Control Register (CR) Bits" on page 53) indicated in the table.

Device Operating Mode		Input Pins				CR Register		Output Clock Pins			Data Pins			
		Control		Signal			Bits		Reference Lock		Enabled		Clock Source	
Major	Minor	OSC_EN	MODE_4M [1:0]	OSCi	CKi	OPM [1:0]	SLV_DPLLEN	CKi_LP	CKo0-3	CKo4-5	CKo0-3	CKo4-5	STi	STo
Master	CKi	1	00	2 0MHz	4/8/16 M	00	X	0		un, Holdover	Yes	Yes	CKi*	Cko2
	Loopback				Х			1	or REI	-0-3			Cko2	(DPLL)
Divided	4 M	1	11	20 MHz	4 M	01	1	Х	CKi	REF0-3		Yes	CKi	CKo0-3
Slave	8/16 M		00		8/16 M									(CKi)
	4 M	0	11	Х	4 M	X0	0			Х		No		
	8/16 M		00		8/16 M									
Multiplied	4 M	1	11	20 MHz	4 M	11	1		CKi MULT	REF0-3		Yes		CKo0-3
Slave	8/16 M		00		8/16 M	1								(CKi MULT)
	4 M	0	11	Х	4 M	X1	0			Х		No		
	8/16 M		00		8/16 M	1								

Legend:

Reference Lock - Refers to what signal the output pins are locked to:

REF0-3 = Normal Mode

Cki = Bypass. Cki is passed directly through to CKo0-3.

Cki MULT = Cki is passed through clock multiplier to CKo0-3.

* CKi must be phase aligned (edge synchronous) to CKo0-3.

Clock Source - Refers to which clock samples STi and which clock outputs STo; STi applies when STi or STio is input; STo applies when STio is output.

Table 7 - ZL50019 Operating Modes

11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio0 - 31 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo_OFF0 - 2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.

X - Don't care or not applicable.

11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio0 - 31 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz, the input and output data rate cannot be higher than 2.048 Mbps, and the generated output clock rates cannot exceed 4.096 MHz. If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0 - 31 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 4E compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1 ns (except for the 1.544 MHz output).

The DPLL is able to lock to an input reference presented on the REF0 - 3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

12.1 DPLL Timing Modes

There are four functional modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional modes, the DPLL can also be programmed to internal reset mode.

12.1.1 Normal Mode

In normal mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000), all references, REF0-3, will have equal importance. A circulating *Round Robin* selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 -> REF1 -> REF2 -> REF3 -> REF0, etc.




Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference

12.1.3.2 Automatic Reference Switching With Preference

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference (RCCR Register, PMS2-0 bits = 001). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

	Primary Reference (Preferred)	Secondary Reference
Option 1	Ref 0	Ref 1
Option 2	Ref 1	Ref 2
Option 3	Ref 2	Ref 3
Option 4	Ref 3	Ref 0

Table 8 - Preferred Reference Selection Options

Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.




Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference

With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator frequency. To meet Stratum 4E, the accuracy of the circuitry for the freerunning output clock must be 32 ppm or better.

12.1.5 DPLL Internal Reset Mode

DPLL_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

13.0 DPLL Frequency Behaviour

13.1 Input Frequencies

The DPLL is capable of synchronizing to one of the following input frequencies:

8 kHz
1.544 MHz (DS1)
2.048 MHz (E1)
4.096 MHz
8.192 MHz
16.384 MHz
19.44 MHz

Table 9 - DPLL Input Reference Frequencies

13.2 Input Frequencies Selection

The input frequencies of REF 0 - 3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 28 on page 63, Table 29 on page 64, Table 37 on page 70 and Table 43 on page 77 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR), respectively.

13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

CKo0	4.096 MHz	
CKo1	8.192 MHz	
CKo2	16.384 MHz	
CKo3	4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz	
CKo4	1.544 MHz or 2.048 MHz	
CKo5	19.44 MHz	
FPo0	8 kHz (244 ns wide pulse)	
FPo1	8 kHz (122 ns wide pulse)	
FPo2	8 kHz (61 ns wide pulse)	
FPo3	8 kHz (244 ns, 122 ns, 61 ns or 30 ns wide pulse)	
FPo5	8 kHz (51 ns wide pulse)	

Table 10 - Generated Output Frequencies

13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is ± 130 ppm for the T1 clock (1.544 MHz). If the system clock (crystal/oscillator) accuracy is ± 30 ppm, it requires a minimum pull-in range of ± 160 ppm. Users who do not require the ± 30 ppm freerun accuracy of the DPLL can use a ± 100 ppm system clock. Therefore the pull-in range is a minimal ± 230 ppm. The pull-in range of this device is ± 260 ppm.

14.0 Jitter Performance

14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50019 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50019 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, any input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is ± 1023 UI_{D-D}.

14.3 Jitter Transfer Function

The corner frequency (-3 dB) of the Stratum 4E DPLL is 15.2 Hz.

15.0 DPLL Specific Functions and Requirements

15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms. The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 33 on page 67 and Table 34 on page 68 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDTR) respectively. The value of the Lock Detector Threshold Register (LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 37 on page 70 for the bit description of the Reference Change Status Register (RCSR).

15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 4E requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 36 on page 68.

15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 35 on page 68. Stratum 4E requires that the phase alignment speed not exceed 81 ns per 1.326 ms (61ppm). The width of the register and the limiter circuitry provide a maximum phase change alignment speed of 186 ppm. The phase alignment speed default value is 56 ppm.

15.4 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 41 on page 74. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 42 on page 75 for details.

15.5 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period (10 ns). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

The values for the upper and lower limits are shown in the following table:

Reference Frequency	Comment
8 kHz	10 Ulp-p
1.544 MHz	0.3 Ulp-p
2.048 MHz	0.2 Ulp-p
4.096 MHz	0.2 Ulp-p
8.192 MHz	0.2 Ulp-p
16.384 MHz	0.2 Ulp-p
19.44 MHz	0.2 Ulp-p

Table 11 - Values for Single Period Limits

15.6 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring is 10 seconds. The time base is defined in the number of reference clock cycles.

The device has two sets of limits the Stratum 4E default limits and the Relaxed Stratum 4E limits (see Table 12 on page 45). The ST4_LIM bit in Table 28, DPLL Control Register (DPLLCR) Bits is used to select between the two sets of limits.

	Stratum 4E Default Limits (in 10 ns units)	Relaxed Stratum 4E Limits (in 10 ns units)
Far Upper Limit	-82.487 ppm	-250 ppm
Near Upper Limit	-64.713 ppm	-240 ppm
Nominal Value	() ppm
Near Lower Limit	64.713 ppm	240 ppm
Far Lower Limit	82.487 ppm	250 ppm

Table 12 - Multi-Period Hysteresis Limits

16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR, IRQ and DTA_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM_H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 26 on page 94, Figure 27 on page 95, Figure 28 on page 96 and Figure 29 on page 97 for the microprocessor timing.

17.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50019. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STio0 31 outputs
- · drives the STOHZ0 15 outputs to high
- preloads all internal registers with their default values (refer to the individual registers for default values)
- · clears all internal counters

17.1 Power-up Sequence

The recommended power-up sequence is for the V_{DD_IO} supply (normally +3.3 V) to be established before the power-up of the V_{DD_CORE} supply (normally +1.8 V). The V_{DD_CORE} supply may be powered up at the same time as V_{DD_IO} , but should not "lead" the V_{DD_IO} supply by more than 0.3 V.

17.2 Device Initialization on Reset

Upon power up, the ZL50019 should be initialized as follows:

- Set the ODE pin to low to disable the STio0 31 outputs and to drive STOHZ0 15 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the \overline{RESET} pin to zero for longer than 1 μs
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least 500 μs prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

Note: If an external oscillator is used, the waiting time is $500 \, \mu s$. Without the external oscillator, if CKi is $16.384 \, MHz$, the waiting time is $500 \, \mu s$; if CKi is $8.192 \, MHz$, the waiting time is $1 \, ms$; if CKi is $4.096 \, MHz$, the waiting time is $2 \, ms$.

17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

18.0 Pseudo Random Bit Generation and Error Detection

The ZL50019 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of 2^{15} -1 pseudorandom code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125 μ s). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

- BER Receiver Control Register (BRCR) ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
- BER Receiver Start Register (**BRSR**) ST[n]BRS7 0 (bit 7 0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (**BRLR**) ST[n]BL8 0 (bit 8 0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.
- BER Receiver Error Register (**BRER**) This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM_L). PCC1 - 0 (bits 2 - 1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250 μ s) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

19.0 PCM A-law/ μ -law Translation

The ZL50019 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature, the Connection Memory High (CM_H) entry for the output channel must be programmed. $\overline{V/D}$ (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1 - 0 (bits 3 - 2) programs the input coding law and OCL1 - 0 (bits 1- 0) programs the output coding law as shown in Table 13.

The different code options are:

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-law	No code
01	01	ITU-T G.711 μ-law	Alternate Bit Inversion (ABI)
10	10	A-law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-law without Magnitude Inversion (MI)	All bits inverted

Table 13 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-law and ITU-T G.711 μ -law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0). μ -law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When the "All bits inverted" option is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50019 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs. As the $\overline{V/D}$ (bit 4) of the Connection Memory High (CM_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFR0 - 31), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Channel 0 - 7	Channel 8 - 15	Channel 16 - 23	Channel 24 - 31
4.096 Mbps	Channel 0 - 15	Channel 16 - 31	Channel 32 - 47	Channel 48 - 63
8.192 Mbps	Channel 0 - 31	Channel 32 - 63	Channel 64 - 95	Channel 96 - 127
16.384 Mbps	Channel 0 - 63	Channel 64 - 127	Channel 128 - 191	Channel 192 - 255

Table 14 - Definition of the Four Quadrant Frames

When the quadrant frame control bits, STIN[n]Q3C2 - 0 (bit 11 - 9), STIN[n]Q2C2 - 0 (bit 8 - 6), STIN[n]Q1C2 - 0 (bit 5 - 3) or STIN[n]Q1C2 - 0 (bit 2 - 0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or "0" as shown by the following table:

STIN[n]Q[y]C[2:0]	Action
0xx	Normal Operation
100	Replaces LSB of every channel in Quadrant y with '0'
101	Replaces LSB of every channel in Quadrant y with '1'
110	Replaces MSB of every channel in Quadrant y with '0'
111	Replaces MSB of every channel in Quadrant y with '1'
Note: y = 0, 1, 2, 3	

Table 15 - Quadrant Frame Bit Replacement

Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50019 test functions. It consists of three input pins and one output pin as follows:

- Test Clock Input (TCK) TCK provides the clock for the test logic. TCK does not interfere with any on-chip
 clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of
 the Boundary-Scan register cells concurrently with the operation of the device and without interfering with
 the on-chip logic.
- Test Mode Selection Inputs (TMS) The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.

- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- **Test Data Output (TDo)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

21.2 Instruction Register

The ZL50019 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50019 JTAG interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50019 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50019 is 0C36314BH

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0011
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

22.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 _H	R/W	Control Register	CR	Switch/Hardware
0001 _H	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 _H	R/W	Software Reset Register	SRR	Hardware Only
0003 _H	R/W	Output Clock and Frame Pulse Control Register	OCFCR	DPLL/Hardware
0004 _H	R/W	Output Clock and Frame Pulse Selection Register	OCFSR	DPLL/Hardware
0005 _H	R/W	FPo_OFF0 Register	FPOFF0	DPLL/Hardware
0006 _H	R/W	FPo_OFF1 Register	FPOFF1	DPLL/Hardware
0007 _H	R/W	FPo_OFF2 Register	FPOFF2	DPLL/Hardware
0010 _H	R Only	Internal Flag Register	IFR	Switch/Hardware
0011 _H	R Only	BER Error Flag Register 0	BERFR0	Switch/Hardware
0012 _H	R Only	BER Error Flag Register 1	BERFR1	Switch/Hardware
0013 _H	R Only	BER Receiver Lock Register 0	BERLR0	Switch/Hardware
0014 _H	R Only	BER Receiver Lock Register 1	BERLR1	Switch/Hardware
0040 _H	R/W	DPLL Control Register	DPLLCR	DPLL/Hardware
0041 _H	R/W	Reference Frequency Register	RFR	DPLL/Hardware
0042 _H	R/W	Centre Frequency Register - Lower 16 Bits	CFRL	DPLL/Hardware
0043 _H	R/W	Centre Frequency Register - Upper 10 Bits	CFRU	DPLL/Hardware
0045 _H	R Only	Frequency Offset Register	FOR	DPLL/Hardware
0047 _H	R/W	Lock Detector Threshold Register	LDTR	DPLL/Hardware
0048 _H	R/W	Lock Detector Interval Register	LDIR	DPLL/Hardware
0049 _H	R/W	Slew Rate Limit Register	SRLR	DPLL/Hardware
004B _H	R/W	Reference Change Control Register	RCCR	DPLL/Hardware
004C _H	R Only	Reference Change Status Register	RCSR	DPLL/Hardware
0066 _H	R Only	Interrupt Register	IR	DPLL/Hardware
0067 _H	R/W	Interrupt Mask Register	IMR	DPLL/Hardware
0068 _H	R/W	Interrupt Clear Register	ICR	DPLL/Hardware
0069 _H	R Only	Reference Failure Status Register	RSR	DPLL/Hardware
006A _H	R/W	Reference Mask Register	RMR	DPLL/Hardware
006B _H	R Only	Reference Frequency Status Register	RFSR	DPLL/Hardware
006C _H	R/W	Output Jitter Control Register	OJCR	DPLL/Hardware

Table 16 - Address Map for Registers (A13 = 0)

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0100 _H - 011F _H	R/W	Stream Input Control Registers 0 - 31	SICR0 - 31	Switch/Hardware
0120 _H - 013F _H	R/W	Stream Input Quadrant Frame Registers 0 - 31	SIQFR0 - 31	Switch/Hardware
0200 _H - 021F _H	R/W	Stream Output Control Registers 0 - 31	SOCR0 - 31	Switch/Hardware
0300 _H - 031F _H	R/W	BER Receiver Start Registers 0 - 31	BRSR0 - 31	Switch/Hardware
0320 _H - 033F _H	R/W	BER Receiver Length Registers 0 - 31	BRLR0 - 31	Switch/Hardware
0340 _H - 035F _H	R/W	BER Receiver Control Registers 0 - 31	BRCR0 - 31	Switch/Hardware
0360 _H - 037F _H	R Only	BER Receiver Error Registers 0 - 31	BRER0 - 31	Switch/Hardware

Table 16 - Address Map for Registers (A13 = 0) (continued)

23.0 Detailed Register Description

	al Read/ Value: 0	Write Addre 000 _H	ess: 0000) _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0

Bit	Name			Description		
15 - 14	Unused	Reserved.	In normal functiona	al mode, these bits MUS	T be set to zero.	
13	SLV_ DPLLEN	When this to when this to when SLV CKi and FF REF[3:0]).	oit is low, DPLL is doit is high and OSC DPLLEN is set in □ CKo[5:4] and F □ In this mode of o	(ignored in Master Molisabled in Slave modeEN = 1, the DPLL is ended in Slave mode, CKo[3:0] [Po[5]] are locked to the peration, the DPLL retails. Setails.	nabled in Slave mode and FPo[3:0] are ge selected input refer ains its functionality,	enerated from rence (one of including the
12 - 11	OPM1 - 0	Operation These bits "ZL50019 C	are used to set	the device in Master/S n page 37 for more deta	Slave operation. Refealls.	er to Table 7,
10	CKi_LP	When this be when this lead FPo2 in CKIN1 - 0	oit is low, CKi and Foit is high, CKi and espectively, and Country (bits 6 - 5) of this	red in Slave mode) FPi are used as input pir I FPi are internally loop Ki pin and FPi pin sho register should be pro in page 37 for more deta	ped back from CKo2 puld be tied low or hit ogrammed to be 00.	gh externally;
9	FPINPOS	When this b	e Pulse (FPi) Pos bit is low, FPi strado bit is high, FPi start	ition dles frame boundary (as s from frame boundary	defined by ST-BUS) (as defined by GCI-B	rs)
8	CKINP	When this b		illing edge aligns with thising edge aligns with th		
7	FPINP	When this		arity ut frame pulse FPi has frame pulse FPi has th		
6 - 5	CKIN1 - 0	Input Clock	k (CKi) and Frame	Pulse (FPi) Selection		
			CKIN1 - 0	FPi Active Period	CKi	
			00	61 ns	16.384 MHz	-
			01	122 ns	8.192 MHz	1
			10	244 ns	4.096 MHz	
			11	Rese	rved	
				4M1 pins, as described e input clock mode.	in "Pin Description" o	n page 13,

Table 17 - Control Register (CR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	N	ame						De	scripti	on					
4	VA	AREN	When	ble Dela this bit this bit	is low.	the va	ariable d	delay mo	ode is o	disable enable	ed on a	device device	-wide k e-wide	oasis. basis.	
3	N	IBPE	When	am the o	is hig	jħ, the	conne	nable ction mo When it	emory is low,	block the me	progra emory	mming block p	mode rogram	is ena ıming ı	ibled mode
2	(OSB	This b		es the	STio0		nd the S erial dat			erial ou	ıtputs.∃	Γhe foll	owing	table
				RESET Pin		TSW SRR)	ODE Pin	OSB Bit	S	STio0 - 3	31		STOH	Z0 - 15	1
				0)	X	Х	Х		HiZ			Drive	n High	
				1		1	Х	Х		HiZ			Drive	n High	
				1	()	0	Х		HiZ				n High	
				1)	1	0		HiZ				n High	
				1	()	1	1	(Cont	Active trolled b		(C	Ac Controlle	tive ed by C	M)
				Unused R0 - 31 (ams are	tristate	d (STio	= HiZ,	STOF	IZ = Dri	iven Hi	gh). R	efer '
- 0	M	S1 - 0	These	ory Sele two bit r access	s are ι	used to	select	connec	tion me	emory I	ow, co	nnectio	n high	or dat	a me
					MS1 - ()			Memo	ry Sele	ction				
					00			Connec	tion Me	mory Lo	w Rea	d/Write		-	
					01			Connect	ion Mer	mory Hi	gh Rea	d/Write		•	
				-						_				1	
				L	10				Data M	lemory	Read				

Table 17 - Control Register (CR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
Bit		Name							Descr	ription					
5 - 9	ι	Inused		Reserv	ed. In	norm	al functio	nal mod	de, thes	se bits N	//UST b	e set t	o zero		
8	ST	IO_PD EN)_		nis bit	is low	nable , the pull- h, the pul								
7		BDH		Bi-dire	ctiona	l Con	trol for S	Stream	s 16-31						
							BDH	S.	Гіо16 - 3	31 Opera	ation				
							0		STi16-3	operation 1 are inp 1 are out	outs				
							1	STi′	16-31 tie	nal opera d low intre re bi-dire	ternally				
6		BDL		Bi-dire	ctiona	l Con	trol for S	Streams	s 0-15						
							BDL	s	Tio0 - 1	5 Opera	ition				
							0	S	STi0-15	operation are input	uts				
							1	STi	0-15 tied	nal opera d low into e bi-dire	ernally				
5	RBEREN PRBS Receiver Enable When this bit is low, all the BER receivers are disabled. To enable any BER this bit MUST be high.									BER	receive				
4	TBEREN PRBS Transmitter Enable When this bit is low, all the BER transmitters are disabled. To enable ar transmitters, this bit MUST be high.										any Bi				
3 - 1	В	PD2 - ()	transmitters, this bit MUST be high. Block Programming Data These bits refer to the value to be loaded into the connection memory, whenever th memory block programming feature is activated. After the MBPE bit in the Control Register is set to high and the MBPS bit in this register is set to high, the contents of the bits BPD2 - 0 are loaded into bits 2 - 0 of the Connection Memory Low. Bits 15 - of the Connection Memory Low and bits 15 - 0 of Connection Memory High are zeroed.											

Table 18 - Internal Mode Selection Register (IMS) Bits

	Read/Value: 00		dress: 0	001 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS

Bit	Name	Description
0	MBPS	Memory Block Programming Start: A zero to one transition of this bit starts the memory block programming function. The MBPS and BPD2 - 0 bits in this register must be defined in the same write operation. Once the MBPE bit in the Control Register is set to high, the device requires two frames to complete the block programming. After the programming function has finished, the MBPS bit returns to low, indicating the operation is completed. When MBPS is high, MBPS or MBPE can be set to low to abort the programming operation. Whenever the microprocessor writes a one to the MBPS bit, the block programming function is started. As long as this bit is high, the user must maintain the same logical value to the other bits in this register to avoid any change in the device setting.

Table 18 - Internal Mode Selection Register (IMS) Bits (continued)

	ad/vvrite : 0000 _H		s: 0002	Н											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRST SW	SRST DPLL

Bit	Name	Description
15 - 2	Unused	Reserved In normal functional mode, these bits MUST be set to zero.
1	SRSTSW	Software Reset Bit for Switch When this bit is low, data switching blocks are in normal operation. When this bit is high, data switching blocks are in software reset state. Refer to Table 16, "Address Map for Registers (A13 = 0)" on page 51 for details regarding which registers are affected.
0	SRSTDPLL	Software Reset Bit for DPLL When this bit is low, the DPLL block is in normal mode. When this bit is high, the DPLL block is in software reset state. Refer to Table 16, "Address Map for Registers (A13 = 0)" on page 51 for details regarding which registers are affected.

Table 19 - Software Reset Register (SRR) Bits

	Read/Write alue: 0000 _H	Addres	s: 0003 _H											
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	FPOF2 EN	FPOF1 EN	FPOF0 EN	CKO5 EN	CKO4 EN	CKO FPO3 EN	CKO FPO2 EN	CKO FPO1 EN	CKO FPO0 EN
Bit	Nam	е						Descr	iption					
15 - 9	Unus	ed	Reser In nor		ınction	al mode	, these b	its MUS	T be set	t to zero).			
8	FPOF2	2EN	When	this b	it is hi	Enable gh, outpo w, outpu	ut frame t frame p	pulse FF oulse FP	Po_OFF o_OFF2	2/FPo5 2/FPo5	is ena is in hiç	bled. gh impe	edance	state.
7	FPOF1	EN	When	this b	Enable bit is high it is lo	gh, outpi	ut frame t frame p	pulse FF oulse FP	Po_OFF o_OFF1	1 is ena	abled. igh imp	edance	e state.	
6	FPOF)EN	When	this b	Enabl oit is hi oit is lo	gh, outpi	ut frame t frame p	pulse FF oulse FP	Po_OFF o_OFF(0 is ena	abled. igh imp	edance	e state.	
5	CKO5	EN	When	this b	oit is hi	w, outpu	ut clock (t clock C er mode (Ko5 is ir	n high in	npedan	ce state	e. PLLEN :	set.	

When this bit is high, output clock CKo4 is enabled.

When this bit is low, output clock CKo4 is in high impedance state.

CKo4 is available in Master mode or in Slave mode with SLV DPLLEN set.

When this bit is high, output clock CKo3 and output frame pulse FPo3 are enabled. When this bit is low, CKo3 and FPo3 are in high impedance state.

When this bit is high, output clock CKo2 and output frame pulse FPo2 are enabled. When this bit is low, CKo2 and FPo2 are in high impedance state.

When this bit is high, output clock CKo1 and output frame pulse FPo1 are enabled. When this bit is low, CKo1 and FPo1 are in high impedance state.

When this bit is high, output clock CKo0 and output frame pulse FPo0 are enabled. When this bit is low, CKo0 and FPo0 are in high impedance state.

CKO4EN

CKOFPO3

ΕN

CKOFPO2

ΕN

CKOFPO1

ΕN

CKOFPO0

ΕN

CKo4 Enable

CKo3 and FPo3 Enable

CKo2 and FPo2 Enable

CKo1 and FPo1 Enable

CKo0 and FPo0 Enable

4

3

2

1

0

Table 20 - Output Clock and Frame Pulse Control Register (OCFCR) Bits

15	Value: 0	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4	CKO4	СКО	CKO		FPO3	FPO3	CKO2	FPO2	FPO2	CKO1	FPO1	FPO1	CKO0	FPO0	FPO0
Р	SEL	FPO3 SEL1	FPO3 SEL0		Р	POS	Р	Р	POS	Р	Р	POS	Р	Р	POS
Bit		Name							Descri	ption					
15		CKO4P		Output (When the boundary frame book conditions or the conditions	is bit ` /. Whe undary	is low, n this l	the or oit is hi	utput c gh, the	lock C outpu	t clock	CKo4	rising	edge a	ligns w	
14	С	KO4SE		Output (When thi When thi CKo4 is	s bit is s bit is	low, the	e outpu ne outp	t clock ut clock	CKo4 i CKo4	s 2.048 is 1.54	4 MHz.		LLEN s	set.	
13 - 1		KOFPC SEL1 - (Output(Selectio		(CKo3)	Frequ	ency a	and Ou	utput F	rame	Pulse	(FPo3)	Pulse	Cycle
						CKOF SEL			FPo3		C	Ко3			
						0	0		244 ns		4.09	96 MHz			
						0	1		122 ns			92 MHz			
						1			61 ns			84 MHz			
						1	1		30 ns		32.7	68 MHz			
11	11 CKO3P Output Clock (CKo3) Polarity Selection When this bit is low, the output clock CKo3 falling edge aligns with t boundary. When this bit is high, the output clock CKo3 rising edge aligns frame boundary.														
10		FPO3P		Output F When thi When thi	s bit is	low, the	output	frame	pulse F	Po3 h					
9	F	PO3PO		Output F When thi When thi	s bit is	low, FF	o3 stra	ıddles f	rame b).
8		CKO2P		Output (When the boundary frame bo	is bit /. Whe	is low, n this l	the o	utput c	lock C						
7		FPO2P		Output F When thi When thi	s bit is	low, the	e output	frame			as the r	negative	e frame	pulse f	ormat

Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

		0000 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CKO FPO3 SEL0	CKO3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit		Name							Descri	ption					
	-					Dulas ((FD-2)								
6	r	PO2PC	١	Output I When thi When thi	s bit is	low, FF	o2 stra	addles f	rame b		•		,	,).
5		CKO1F	\ k	Output (When the poundary rame both	nis bit` y. Whe	is low, n this l	the o	utput c	lock C						
4		FPO1P	١	Output I When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	Po1 h					
3	F	PO1PC	١	Output I When thi When thi	s bit is	low, FF	o1 stra	addles f	rame b		•		,	,).
2		CKO0F	\ k	Output (When the poundary frame book to be the control of the con	nis bit` y. Whe	is low, n this l	the o	utput c	lock C						
1		FPO0F	١	Dutput I When thi When thi	s bit is	low, the	e outpu	t frame	pulse F	Po0 ha					
0	F	PO0PC		Output I						oundar	y (as d	efined	by ST-E	BUS).	

Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

		ad/Write: 0000		ess: 00	05 _H - 00	07 _H									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	FP19 EN	FOF[n] OFF7	FOF[n] OFF6	FOF[n] OFF5	FOF[n] OFF4	FOF[n] OFF3	FOF[n] OFF2	FOF[n] OFF1	FOF[n] OFF0	FOF[n] C1	FOF[n] C0

Bit	Name			Descripti	on		
15 - 11	Unused	Reserved.	n normal fur	nctional mode, these b	its MUST be set to	zero.	
10	FP19EN	This bit is a When this the 19.44 MHz w	reserved boot is high, for without change in the contract of t	e Output Enable. (For first for FPo_OFF0 and FPo_OFF2 is negative and offset. o_OFF2 is output frame	FPo_OFF1, and e frame pulse ou	MUST be tput corre	
9 - 2	FOF[n]OFF7 - 0	,	value of the	Offset se bits refers to the choffset values depend or		•	ame bound-
1 - 0	FOF[n]C1 - 0	FPo_OFF[n] Control bi	its			
		FOF[n]C 1-0	Data Rate (Mbps)	FPo_OFF[n] Pulse Cycle Width	FOF[n]OFF7 - 0 Permitted Channel Offset	Polarity Control	Position Control
		00	2.048	one 4.096 MHz clock	0 - 31	FPO0P	FPO0POS
		01	4.096	one 8.192 MHz clock	0 - 63	FPO1P	FPO1POS
		10	8.192	one 16.384 MHz clock	0 - 127	FPO2P	FPO2POS
		11	16.384	one 16.384 MHz clock	0 - 255	FPO2P	FPO2POS

Note: [n] denotes output offset frame pulse from 0 to 2.

Table 22 - FPo_OFF[n] Register (FPo_OFF[n]) Bits




Table 23 - Internal Flag Register (IFR) Bits - Read Only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER F15	BER F14	BER F13	BER F12	BER F11	BER F10	BER F9	BER F8	BER F7	BER F6	BER F5	BER F4	BER F3	BER F2	BER F1	BER F0
Bit	<u>. </u>	Nam	ıe							Descri	ption					
15 -		BERF				Flag[n s high,	-	cates t	hat BE			Error R	egister	· [n] (B	RER[n]) is no

Table 24 - BER Error Flag Register 0 (BERFR0) Bits - Read Only

		Read/Writ		ess: 0001	2 _H												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER F31	BER F30	BER F29	BER F28	BER F27	BER F26	BER F25	BER F24	BER F23	BER F22	BER F21	BER F20	BER F19	BER F18	BER F17	BER F16	
Bit	t	Nam	ne						[Descri	ption						
15 -	0	BERF	[n]	If BEI zero.	RF[n] i		it indi						Ū	\	RER[n	-,	
Note:	[n] de	notes inp	ut strea	am from	16 - 31												

Table 25 - BER Error Flag Register 1 (BERFR1) Bits - Read Only

		Read Add		0013 _H													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER L15	BER L14	BER L13	BER L12	BER L11	BER L10	BER L9	BER L8	BER L7	BER L6	BER L5	BER L4	BER L3	BER L2	BER L1	BER L0	
Bit	t	Nam	1e							Descri	ption						
15 -	0	BERL	_[n]	If BE	RL[n] i		it indi				eiver o	-	-		I .		
Note:	[n] de	notes inp	ut strea	am from	0 - 15.												

Table 26 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only

		lead Add		0014 _H												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BER L31	BER L30	BER L29	BER L28	BER L27	BER L26	BER L25	BER L24	BER L23	BER L22	BER L21	BER L20	BER L19	BER L18	BER L17	BER L16
Bit	t	Nan	ne						[Descri	ption					
15 -	0	BERL	_[n]	If BE	RL[n] i	•	it indi	cates t			eiver of	-	-		l.	
lote:	[n] den	otes inp	ut strea	m from	16 - 31											

Table 27 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only

	nal Read Value: 0	/Write Add	dress: 00	40 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	ST4_ LIM	0	0	0	RFRE	DPLL _IRM
Bit		Name							Descri	iption					
15-6	3 L	Jnused		served ormal		nal mo	de, the	se bits	MUST	be set to	o zero.				
5	S	T4_LIM	Wh +/-6 Rel +/-2	en this 34.713 axed S 250 ppr	ppm ai Stratum	high, nd +/-8 4E li 10 se	the str 2.487 p mits ar conds)	opm ov e used . This	er 10 s d for r	ts are useconds eference d in app).Wher e moni	n this bi	t is low (i.e., +/	, more r -240 pp	elaxed m and
4-2	Ų	Jnused		served ormal		nal mo	de, the	se bits	MUST	be set to	o zero.				
1		RFRE	Wh app	en this ropriat	bit is e refer	low, tence fr	he refe equenc	cy dete	freque ctor. W	ency val hen this gister (R	bit is l				
0	I	OPLL_ IRM	Wh the	en this DPLL	modul	ow, the	DPLL the po		aving n	the ope					

Table 28 - DPLL Control Register (DPLLCR) Bits

External Reset Va	Read/Walue: 000	/rite Addr 00 _H	ess: 004	1 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
Bit	N	ame						D	escrip	tion					
15-12	Ur	nused		erved ormal fu	ınction	al mode	e, these	bits M	UST b	e set to	zero.				
11 - 9	R3	F2 - 0	Whe		RFRE freque	bit of th		RFRE		ow, the	se bits		ored.	d to se	lect the
						0	0)	KEF 3	-	•	Су		
						0	0		1		8 kH: 1.544 N				
						0	1)		2.048 N				
						0	1		1		4.096 N				
						1	0	()		8.192 N	1Hz			
						1	0	1	1	•	16.384 N	ИНz			
						1	1	()		19.44 N	1Hz			
						1	1	•	1		Reserv	red			
8 - 6	R2	F2 - 0	bits		ed to se	elect th	e REF2	input	freque	ncy. WI	hen the	RFRE	E bit is		n, these ese bits
						R2F2	R2F1		F0	REF 2		requen	су		
						0	0	(8 kH:				
						0	0		1		1.544 M 2.048 M				
						0	1		1		4.096 N				
						1	0)		8.192 N				
						1	0		1		16.384 M				
					-	1	1	(19.44 N				
								,	,		13. 44 10	11 12			

Table 29 - Reference Frequency Register (RFR) Bits

External Reset Va	lue: 000	0 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
D:4	T		<u> </u>							4!					
Bit	N	ame						D	escrip	tion					
5 - 3	R1	F2 - 0	Whe	n the F	RFRE		Bits ne DPLI hen the							d to se	lect the
						R1F2	R1F1		F0	REF 1	Input F		СУ		
						0	0	()		8 kH				
						0	0		1		1.544 N				
						0	1)		2.048 N				
						0	1		1		4.096 N				
						1	0)		8.192 N				
						1	0		1		16.384 N				
						1	1)		19.44 N				
						1	1		1		Reserv	ed			
2 - 0	R0	F2 - 0	Whe	n the F	RFRE		Bits ne DPLI hen the R0F1	RFRE		ow, the		are ign	ored.	d to se	ect th
						0	0	()		8 kH	Z			
						0	0	,	1		1.544 N	lHz			
						0	1	()		2.048 N				
						0	1	•	1		4.096 N				
						1	0)		8.192 N				
						1	0		1		16.384 N				
						1	1	(1		19.44 N	1H2			
						<u> </u>			1		Reserv				

Table 29 - Reference Frequency Register (RFR) Bits (continued)

External Reset Va	l Read/W alue: 16B		ess: 004:	2 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFN 15	CFN 14	CFN 13	CFN 12	CFN 11	CFN 10	CFN 9	CFN 8	CFN 7	CFN 6	CFN 5	CFN 4	CFN 3	CFN 2	CFN 1	CFN 0

Bit	Name	Description
15 - 0	CFN15 - 0	Center Frequency Number (CFN) Lower 16 Bits: The total binary value of these bits and the CFRU register bits defines the output center frequency number according to the following formula:
		$f_{OUT} = \frac{CFN}{2^{26}} \times f_{MCLK}$
		where, f _{OUT} is desired output center frequency, while f _{MCLK} is frequency of DPLL master clock. For given master clock frequency of 100 MHz, and desired output center frequency of 65.536 MHz, the CFN has the value of:
		CFN = $2^{26} \times \frac{65.536 \text{MHz}}{100 \text{MHz}} = 2^{26} \times 0.65536 = 43980465 = 29 \text{F} 16 \text{B} 1 \text{H}$
		The register contents should be changed only if compensation for input oscillator (or crystal) frequency offset is required. e.g., if master clock frequency is off by +20 ppm (100.002 MHz -> 5 times multiplied c20i of 20.0004 MHz), the CFN should be programmed to be:
		CFN = $2^{26} \times \frac{65.536 \text{MHz}}{100.002 \text{MHz}} = 2^{26} \times 0.65534689 = 43979585 = 29\text{F}1341_{H}$
		The default value of this register SHOULD NOT be changed in any other circumstances.

Table 30 - Centre Frequency Register - Lower 16 Bits (CFRL)

External Read/Write Address: 0043_H Reset Value: 029F_H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 CFN 0 0 0 16

Bit	Name	Description
15 - 10	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.
9 - 0	CFN25 - 16	Center Frequency Number (CFN) Upper 10 Bits: The total binary value of these bits and the CFRL register bits represents the center frequency number (CFN) explained under CFRL register bits explanation. The default value of this register should be changed only if compensation for input oscillator (or crystal) frequency offset is required, and SHOULD NOT be changed in any other circumstances.

Table 31 - Centre Frequency Register - Upper 10 Bits (CFRU)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	FOF 14	FOF 13	FOF 12	FOF 11	FOF 10	FOF 9	FOF 8	FOF 7	FOF 6	FOF 5	FOF 4	FOF 3	FOF 2	FOF 1	FOF 0
Bit	N	ame		Description											
15	Un	used	Rese	erved.	In norm	nal fund	tional r	node, t	his bit i	s zero.					
14 - 0	FOF	14 - 0	of the	e DPLL		t from it	The bin	•							

Table 32 - Frequency Offset Register (FOR) Bits - Read Only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDT 15	LDT 14	LDT 13	LDT 12	LDT 11	LDT 10	LDT 9	LDT 8	LDT 7	LDT 6	LDT 5	LDT 4	LDT 3	LDT 2	LDT 1	LDT 0
														I	
Bit	N	ame						D	escrip	tion					
15 - 0 LDT15 - 0 Lock Detect Threshold Bits The binary value of these bits defines the upper limit of the absolute phase from the phase detector output for lock detection. When the value of the absolute phase is less than or equal to LDT for duration of time defined by the LDIR register, the DPLL locks. When the value of the absolute phase is greater than LDT for duration of time defined by the LDIR register divided by 256, the DPLL does not lock.															
			Whe	n the va	alue of	the abs	solute p	hase is	greate			r durati	on of ti	me defi	ned by

(assuming the jitter frequency where DPLL attenuation is big), the LDT should be programmed to be (4882/15.2)

Table 33 - Lock Detector Threshold Register (LDTR) Bits

 $x 2 = 642 = 0282_{H}$

	al Read/Write Address: 0048 _H /alue: 2C00 _H														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDI 15	LDI 14	LDI 13	LDI 12	LDI 11	LDI 10	LDI 9	LDI 8	LDI 7	LDI 6	LDI 5	LDI 4	LDI 3	LDI 2	LDI 1	LDI 0
Bit	N	ame	Description												
15 - 0	LDI15 - 0 Lock Detector Interval Bits The binary value of these bits defines the time interval that the output phase detector must be below the lock detect threshold to declare lock. Unsigned representation of the LDI bits is defined in 4 ms intervals.														

Table 34 - Lock Detector Interval Register (LDIR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SRL 12	SRL 11	SRL 10	SRL 9	SRL 8	SRL 7	SRL 6	SRL 5	SRL 4	SRL 3	SRL 2	SRL 1	SRL 0
	1														
Bit	Na	ame	e Description												
15 - 13	Un	Unused Reserved In normal functional mode, these bits MUST be set to zero.													
12 - 0															

Table 35 - Slew Rate Limit Register (SRLR) Bits

External F Reset Val	Read/Write ue: 0000 _H	Addre	ess: 004	B _H											
15	14 1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
Bit	Name Description														
15 - 8	Unused Reserved In normal functional mode, these bits MUST be set to zero.														

Table 36 - Reference Change Control Register (RCCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
	1														
Bit	N	ame						D	escrip	tion					
7	N	/ITR	Whe clock is his caus	and th	it is lov e DPL IE circ	L outp uit is i	ut clocl in its re	ircuit ap k and th eset sta L outpu	e phas	se offse	t value hase o	is mair ffset va	ntained alue is	l. Wher	this to ze
6 - 5	PR	S1 - 0	Thes		elect th	ne pref	erred r	n Bits eferenc o 001. (They a	ire us
					PI	RS1	PRS	0	Preferre	d Refer	ence Se	lection			
						0	0			RE	F0				
						0	1			RE	F1				
						1	0			RE					
						1	1			RE	F3				
1 - 2	PM	S2 - 0		erence se bits s				ts ference	modes	S:					
					PMS2	PI	MS1	PMS0		Prefe	erence N	/lode			
					0		0	0		No	Prefere	nce			
					0		0	1	Pre	eference of the	e as per PRS1 -		ting		
					0		1	0		Fo	orce REI	=0			
					0		1	1		Fo	orce REI	- 1			
					1		0	0			orce REI				
					1		0	1			orce REI				
						110	- 111			F	Reserve	d			

Table 36 - Reference Change Control Register (RCCR) Bits (continued)

details.

see 12.1.3.2, "Automatic Reference Switching With Preference" on page 40 for more

Automatic

Normal

Holdover

Freerun

External Reset Va			ess: 004												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0
Bit	Name Description														
1 - 0	FDM1 - 0 Force DPLL Timing Mode These bits force the DPLL into one of the valid operation modes.														
									TIMING						

Table 36 - Reference Change Control Register (RCCR) Bits (continued)

1

0

1

0

1

1

Externa	al Read	Only Add	lress: 00	: 004C _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit	N	lame						[Descrip	tion					
15 - 9	Ur	nused		served normal functional mode, these bits are zero.											
8	(SLM	If the	Slew Rate Limiter Status Bit f the device sets this bit to high, the DPLL phase difference between the input and output clocks is changing at the slew rate limit defined in the Slew Rate Limit Register (SRLR).											
7	LST Lock Status Bit If the device sets this bit to high, while the LDTR and LDIR registers are programmed properly, the DPLL output clocks are locked to the selected input reference. If this bit is low, the DPLL output clocks are not yet locked to the selected input reference.														

Table 37 - Reference Change Status Register (RCSR) Bits - Read Only

Externa	l Read	Only Add	ress: 00)4C _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
Bit	N	lame							Descrip	otion					
6 - 4	RF	R2 - 0	The	se bits	represe - 0) in t	ent the	frequ			ected re	eferenc	e indic	ated by	the re	ference
					RFR2	RF	R1	RFR0	Freq	uency o Refe	f the Se erence	elected			
					0	(0			kHz				
					0	(1			4 MHz				
					0	1		0			8 MHz				
					0	1		1			6 MHz 2 MHz				
					1	(0			34 MHz				
					1			0			4MHz		-		
					1	1		1			erved				
3 - 2	RE	S1 - 0			Select		peing		d by the) .		of the	four re	ference
						0		0	input i	REF 0		-			
						0		1		REF 1					
						1		0		REF 2					
						1		1		REF 3					
1 - 0	DP	M1 - 0	DPLL Timing Mode Status Bits:												
			The	se bits	indicate	the Di	PLL's	timing ı	node st	atus.					
						DPM1	DF	РМ0	DPLL T	iming M	ode Stat	te			
						0		0		MTIE					
						0		1		Norma					
						1		0		Holdove					
						1		1		Freerur	1				

Table 37 - Reference Change Status Register (RCSR) Bits - Read Only (continued)

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 LCI RCI HOI	Exterr	nal Read	Only Add	dress: 00	66 _H											
0 0 0 0 0 0 0 0 0 0 0 LCI RCI HOI	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	LCI	RCI	HOI	0

Bit	Name	Description
15 - 4	Unused	Reserved In normal functional mode, this bit is zero.
3	LCI	Lock Change Interrupt Bit If the device sets this bit to high, the device lock status has changed.
2	RCI	Reference Change Interrupt Bit If the device sets this bit to high, the selected reference has changed.
1	HOI	Holdover Interrupt Bit If the device sets this bit to high, the device has entered or recovered from the holdover/MTIE mode.
0	Unused	Reserved In normal functional mode, this bit is zero.

Note 1: If any of these bits are set, the interrupt output will become active unless the Interrupt Mask Register (IMR) has a high value for that particular bit.

Note 2: Any of these bits can be cleared by setting the appropriate bit in the Interrupt Clear Register.

Table 38 - Interrupt Register (IR) Bits - Read Only

eset V		/Write Addro	ess: 006	67 _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LIM	RIM	HIM	1
Bit		Name						D	escrip	tion					
15 - 4	1	Unused		erved ormal fo	unction	al mod	e, thes	e bits N	/UST I	oe set t	o zero				
3		LIM			-	ask Bi t gh, it m		ne lock	status	chang	e interr	upt.			
2		RIM				ge Inte gh, it m	•			change	interru	ıpt.			
1		HIM				pt Mas gh, it m		ne hold	over e	ntry/exi	it interr	upt.			
0		Unused		erved	unation	al mod	a Abia	L:4 BAI I	OT b						

Table 39 - Interrupt Mask Register (IMR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ICB 3	ICB 2	ICB 1	1
Bit		Name							Descr	iption					
15 - 4	l	Jnused		eserve norma	_	onal mo	ode, th	ese bit	s MUS	T be se	t to ze	ro.			
3 - 1	I	CB3 - 1	Wi	riting a egister		any bit he Inte	rrupt C	lear R	egister	clear th is self-		•	_		
0	ι	Jnused		eserve	_	onal mo									

Table 40 - Interrupt Clear Register (ICR) Bits

Externa	al Rea	nd Only Add	dress	s: 0069 _H												
15	14	13	1	2 ′	1	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL			R2 ML	R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name								Descrip	otion					
15		R3FML	-	f the	device	e sets	this bi	it to hig	h, the i	mit Fail nput RE sis Limit	F3 fail			iod low	er limit	check.
14		R3FMU	J	If the	devi	ce se	ets this	bit to	high, t	nit Fail he inpu lysteres	t REF				od upp	er limit
13		R3FL		If the	devi	ce se	ts this	bit to	high, tl	.imit Fa ne input gle Peri	t REF3				od low	er limit
12		R3FU		If the	devi	ce se	ts this	bit to	high, th	.imit Fa ne input gle Peri	REF3				od upp	er limit
11		R2FML	-	If the	devic	e set	s this b	it to hig	h, the i	mit Fail nput RE sis Limit	F2 fail			riod low	er limit	check.
10		R2FMU	J	If the	devi	ce se	ets this	bit to	high, t	nit Fail he inpu lysteres	t REF				od upp	er limit
9		R2FL		If the	devi	ce se	ts this	bit to	high, tl	.imit Fa ne input gle Peri	t REF2				od low	er limit
8		R2FU		If the	devi	ce se	ts this	bit to	high, th	.imit Fa ne input gle Peri	REF2				od upp	er limit
7		R1FML	-	If the	devic	e set	s this b	it to hig	h, the i	mit Fail nput RE sis Limit	F1 fail			riod low	er limit	check.
6		R1FMU	J	If the	devi	ce se	ets this	bit to	high, t	nit Fail he inpu lysteres	t REF			•	od upp	er limit
5		R1FL		If the	devi	ce se	ts this	bit to	high, tl	.imit Fa ne input gle Peri	t REF		•		od low	er limit
4		R1FU		If the	devi	ce se	ts this	bit to	high, th	.imit Fa ne input gle Peri	REF1				od upp	er limit

Table 41 - Reference Failure Status Register (RSR) Bits - Read Only

Externa	al Reac	d Only Add	ress	: 0069 _H											
15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R3 FL		R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name							Descri	ption					
3		R0FML		Reference If the dev (See Tab	ice set	s this b	it to hig	jh, the ii	nput RE	EF0 fail		•	riod low	er limit	check.
2		R0FMU		Reference If the de check. (S	vice se	ets this	bit to	high, tl	ne inpu	it REF			•	od upp	er limit
1		R0FL		Reference If the de check. (S	vice se	ts this	bit to	high, th	ne inpu	t REFO				od low	er limit
0		R0FU		Reference If the de check. (S	vice se	ts this	bit to	high, th	e input	t REFO		-		od upp	er limit

Table 41 - Reference Failure Status Register (RSR) Bits - Read Only (continued)

	nal Read Value:	d/Write Ad 0000 _H	dress	: 006A _H											
15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU		R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit		Name							Descri	ption					
15		R3MMI	-	Reference When the REF3.		-					wer lim	it chec	k (or fo	rces p	ass) for
14		R3MMI	J	Reference When the REF3.		-	-	•			per lim	nit chec	k (or fo	rces p	ass) for
13		R3ML		Reference When the REF3.		•						nit chec	ck (or fo	rces p	ass) for
12		R3MU		Reference When the REF3.		•						nit chec	ck (or fo	orces p	ass) for

Table 42 - Reference Mask Register (RMR) Bits

	nal Read/ Value: 0		dress: 00	06A _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU

Bit	Name	Description
11	R2MML	Reference 2 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF2.
10	R2MMU	Reference 2 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2.
9	R2ML	Reference 2 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF2.
8	R2MU	Reference 2 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF2.
7	R1MML	Reference 1 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF1.
6	R1MMU	Reference 1 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF1.
5	R1ML	Reference 1 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF1.
4	R1MU	Reference 1 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF1.
3	R0MML	Reference 0 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF0.
2	R0MMU	Reference 0 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF0.
1	R0ML	Reference 0 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF0.

Table 42 - Reference Mask Register (RMR) Bits (continued)

	nal Read t Value: (d/Write Add 0000 _H	ress: 0	06A _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit	:	Name							Descri	ption					
0		R0MU	V		ce 0 Si i is bit is							nit chec	k (or fo	rces pa	ass) for

Table 42 - Reference Mask Register (RMR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0F 0
Bit	N	ame						D	escrip	tion					
15 - 12	Un	used	Rese	erved.	In norm	al func	tional	mode, t	hese b	its are z	zero.				
11 - 9	R3F	S2 - 0		e bits	7 Frequence of the second seco		d frequ		1	EF3 Fre	quency	Measui	rement		
					0	0		0			8 kH			_	
					0	0		1			1.544 N	ИНz			
					0	1		0			2.048	ИНz			
					0	1		1			4.096 N	ИНz			
					1	0		0			8.192 N	ИНz			
					1	0		1			16.384	MHz			
					1	1		0			19.44 N	ИНz			

Table 43 - Reference Frequency Status Register (RFSR) Bits - Read only

Externa	al Read	Only Addı	ress: 00	6B _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	ame						D	escrip	tion					
8 - 6	R2F	S2 - 0	Refe	rence	2 Frequ	uency	Statu	s Bits: T	hese b	its repo	ort dete	cted fro	equenc	y of RE	F2.
					R2FS2	R2F	S1	R2FS0	RE	EF 2 Fre	quency	Measu	rement		
					0	0		0			8 kH	Z			
					0	0		1			1.544 N	ЛНz			
					0	1		0			2.048 N	ЛHz			
					0	1		1			4.096 N	ЛHz			
					1	0		0			8.192 N	ЛHz			
					1	0		1			16.384	MHz			
					1	1		0			19.44 N	ЛНz			
					1	1		1			Reserv	/ed			
5 - 3	3 R1FS2 - 0			_	R1FS2	R1F		s Bits: T	1	EF1 Fre				y of RE	<u>:</u> F1.
					0	0		0			8 kH	Z			
					0	0		1			1.544 N	ЛHz			
					0	1		0			2.048 N	ЛНz			
					0	1		1			4.096 N	ЛНz			
					1	0		0			8.192 N	ЛHz			
					1	0		1			16.384	MHz			
					1	1		0			19.44 N	ЛНz			
					1	1		1			Reserv	/ed			
					ı	1									
2 - 0	ROF	-S2 - 0	Refe	rence		uency	Statu	s Bits: ⊺	hese b	its repo	ort dete	cted fro	equenc	y of RE	F0.
2 - 0	R0F	S2 - 0	Refe	_		lency R0F			1	its repo				y of RE	EFO.
2 - 0	ROF	FS2 - 0	Refe	_	0 Frequ		S1	s Bits: ⊺	1			Measur		y of RE	F0.
2-0	ROF	FS2 - 0	Refe	_	0 Frequ R0FS2	R0F	S1	s Bits: T	1		quency	Measur z		ey of RE	FO.
2-0	ROF	FS2 - 0	Refe	_	0 Frequ R0FS2	R0F	S1	s Bits: T	1		quency 8 kH	Measur z //Hz		cy of RE	FO.
2 - 0	ROF	FS2 - 0	Refe	_	0 Frequ R0FS2 0 0	R0F 0	S1	s Bits: T	1		quency 8 kH 1.544 N	Measur z MHz MHz		ey of RE	EFO.
2 - 0	ROF	FS2 - 0	Refe	_	0 Frequence	R0F 0 0	S1	s Bits: T R0FS0 0 1 0	1		quency 8 kH 1.544 N 2.048 N	Measur z MHz MHz MHz		ey of RE	EFO.
2-0	ROF	FS2 - 0	Refe	_	0 Frequence	R0F 0 0 1	S1	s Bits: T R0FS0 0 1 0 1	1	EF0 Fre	quency 8 kH 1.544 N 2.048 N 4.096 N	Measur z MHz MHz MHz MHz		ey of RE	EFO.
2-0	ROF	FS2 - 0	Refe	_	0 Frequence	R0F 0 0 1 1 0	S1	S Bits: T R0FS0 0 1 0 1 0	1	EF0 Fre	quency 8 kH 1.544 M 2.048 M 4.096 M 8.192 M	Measur z MHz MHz MHz MHz MHz		ey of RE	EFO.

Table 43 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

		ad/Write Ad : 0002 _H	dress	: 006C _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	OJP2	OJP1	OJP0
Bit	i !	Name	•						Descri	iption					
15 -	3	Unuse	d	Reserve In norma		ional m	ode, th	ese bit	s MUS	T be se	t to zer	0.			
2 - (0	OJP2 -	0	Output These b noise re filtering, performa	its are ceived while	used to throug zero r	controph the neans	ol the E output filter b	pins. T ypass.	he hig	her val	ue (ur	nsigned)	mean	s more

Table 44 - Output Jitter Control Register (OJCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Bi	it		N	lame)					D	escripti	on			
15 -	- 9		Uı	nuse	d		Reserve In normal		al mode	, these b	its MUS	T be set	to zero.		
8 -	6	S	STIN[n]BE)2 - (-	Input Str The binar will be de	y value	of these	bits refe					
5 -	4	S	TIN[r	n]SM	P1 -	0 I	Input Da	ta Samp	ling Poi	nt Selec	tion Bits	5			
							STIN[n]S	MP1-0	(2.048	Mbps, 4.	npling Po .096 Mbp streams)		Mbps	(16.38	ing Point 34 Mbps eams)
							00)		(3/4 point			2/4	point
		1					01			•	1/4 point				
							4.0	١			2/4 point			1/1	point
							10	'		4	2/4 point			7/7	point

Table 45 - Stream Input Control Register 0 - 31 (SICR0 - 31) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
		1													
Bi	t		N	lame	•					D	escripti	on			
3 -	0	S	TIN[n]DF	R3 - 0	ı	nput Da	ta Rate	Selection	n Bits:					
									STIN[n][DR3-0		Data Rate			
									000	0	Stre	eam Unus	sed		
									000	1	2.	.048 Mbp	S		
								_	001	0	4.	.096 Mbp	s		
									001	1	8.	.192 Mbp	s		
									010	0	16	.384 Mbp	s		
									0101 -	1111	F	Reserved			

Table 45 - Stream Input Control Register 0 - 31 (SICR0 - 31) Bits (continued)

15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bit	ı	Name						Descr	ription				
15 - 12	U	Inused		Reserve n norma		nal mod	le, thes	e bits M	IUST be	set to	zero.		
11 - 9	STIN[n]Q3C2	a	Quadran These the as Ch24 4.096 Mb	ree bits to 31, C	are use	d to cor 33, Ch9	ntrol ST 6 to 12	7 and C	h192 to	255 for	the 2.0	
					STIN[n 2-0	-			Ope	ration			
					0x:	x			normal	operation	1		
					10	0	LS	B of eac	ch chann	el is rep	laced by	"0"	
					10	1				•	laced by		
					110	0	MS	SB of ea	ch chanr	nel is rep	laced by	"0"	
					11	1	MS	SB of ea	ch chanr	nel is rep	laced by	"1"	
8 - 6	STIN[n]Q2C2	a	Quadran These th as Ch16 4.096 Mb	ree bits to 23, 0 ps 8.19	are use Ch32 to 2 Mbps	d to cor 47, Ch6	ntrol ST 64 to 95	and C	h128 to	191 for	the 2.0	
						N[n]Q2C 2-0			Ope	ration			
						0xx			normal	operation	n		
						100	LS	SB of eac	ch chanr	el is rep	laced by	"0"	
						101	LS	SB of eac	ch chanr	el is rep	laced by	"1"	
						110	MS	SB of ea	ch chanr	nel is rep	laced by	"0"	

Table 46 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits

15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
			1										
Bit		Name						Desci	ription				
5 - 3	STIN	[n]Q1C2	T a	Quadran hese this S Ch8 to .096 Mb	ee bits o 15, C	are use	ed to co 31, Ch	ntrol ST 32 to 63	and C	h64 to	127 for	the 2.0	
					ST	IN[n]Q10 2-0			Оре	eration			
						0xx			normal	operatio	n		
						100		SB of ea		•	•		
						101		SB of ea		•			
						110		ISB of ea					
						111	M	ISB of ea	ch chan	nel is rep	placed by	y "1"	
2 - 0	STIN	[n]Q0C2	T a	Quadran hese thi s Ch0 .096 Mb	ee bits	are use	ed to co 15, Ch	ntrol ST 0 to 31	and C	ch0 to	63 for	the 2.0	
					STI	N[n]Q0C	2-0		Оре	eration			
						0xx			normal	operatio	on		
						100	L	SB of ea	ach chan	nel is rep	placed by	y "0"	
						101	L	SB of ea	ach chan	nel is rep	placed by	y "1"	
						110	N	ISB of ea	ach chan	nel is re	placed b	y "0"	

Table 46 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STOHZ [n]A2	STOHZ [n]A1	STOHZ [n]A0	STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	STO[n] DR3	STO[n] DR2	STO[n] DR1	STO[n] DR0
Bit			Na	me						Descr	iption				
15 - 1	2		Uni	used		served normal fu	unction	al mode	e, these	bits M	UST be	set to	zero.		
11 - 9	9	ST	OHZ	[n]A2 - (ST	OHZ Ad	dition	al Adva	nceme	nt Bits					
				only for 0-15)		STOHZ[n]A2-0		Additiona 2.048 Mb 8.1		96 Mbps				ancemen streams)
						000				0 bit				0 bit	
						001				1/4 bit				2/4 bi	
						010				2/4 bit				4/4 bi	
						011				3/4 bit				Reserv	ed
						100 101-1				4/4 bit eserved	<u> </u>				
8 - 7	,	S	ΓΟ[n]]FA1 - 0	Ou	tput Str	eam[n] Fracti	onal A	dvance	ment E	Bits			
		STO[n]FA1 - 0							Adv	anceme	nt		Α	Advance	ment
						STO[n]FA	1-0		.048 Mb 8.192 N			,	(16.38	84 Mbps	streams
						00				0				0	
						01				1/4 bit				2/4	
						10				2/4 bit				Reserv	/ed
						11				3/4 bit					
6 - 4		ST	ΓO[n]	AD2 - 0	The		value d vanced	of these	bits ref	ers to th	ne num	ber of b			put strea means
3 - 0)	SI	O[n]	DR3 - 0	Ou	tput Da	ta Rate	Select	tion Bit	s					
							S	TIN[n]DI	R3 - 0		Da	ata Rate	;		
								0000)			ed: STio Z driven			
								0001	ı		2.0	48 Mbp	s		
								0010)		4.0	96 Mbp	s		
								0011			8.1	92 Mbp	s		
								0100)		16.3	384 Mbp	os		
		1			1			0101 - 1				eserved			


Table 47 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits

		ddres	s: 0300 _H	_I - 031F	Н									
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	ST[n] BRS7	ST[n] BRS6	ST[n] BRS5	ST[n] BRS4	ST[n] BRS3	ST[n] BRS2	ST[n] BRS1	ST[n] BRS0
														_
ı	Name							D	escript	ion				
U	Inused	t			nction	al mo	de, thes	se bits N	//UST b	e set to	zero.			
			The bi	normal functional mode, these bits MUST be set to zero. ream[n] BER Receive Start Bits e binary value of these bits refers to the input channel in which the BER data start										
	14 0	Alue: 0000 _H 14 13 0 0 Name Unused ST[n]	Value: 0000 _H 14 13 12 0 0 0	Name	Name Unused Reserved In normal fur BRS7 - 0 Railue: 0000H 14 13 12 11 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Name Reserved In normal function ST[n] Stream[n] BER F DRS7 - 0 The binary value of the stream	Name	Name ST[n] Stream[n] BER Receive Start The binary value of these bits residue: 0000H Stream (n) BER Receive Start The binary value of these bits residue: 0000H ST[n] Stream (n) BER Receive Start The binary value of these bits residue: 00000H ST[n] Stream (n) BER Receive Start The binary value of these bits residue: 00000H ST[n] Stream (n) BER Receive Start The binary value of these bits residue: 00000H ST[n] Stream (n) BER Receive Start The binary value of these bits residue: 00000H ST[n] ST[n	Name	Name Descript	Name	Name Stream[n] BER Receive Start Bits BRS7 - 0 BRS7 BRS6 BRS7 BRS6 BRS7 BRS7 BRS6 BRS7 BRS7	Name Description	Name Description

Table 48 - BER Receiver Start Register [n] (BRSR[n]) Bits

15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	ST[n] BL8	ST[n] BL7	ST[n] BL6	ST[n] BL5	ST[n] BL4	ST[n] BL3	ST[n] BL2	ST[n] BL1	ST[n] BL0
Bit	Nam	е						De	scripti	on				
15 - 9	Unus	ed		Reserved n normal functional mode, these bits MUST be set to zero. Stream[n] BER Length Bits										
8 - 0	ST[r BL8 -	-	The bound to record to respect to the bound	oinary ceive the or the ectively	value ne BE data ı ⁄. The	of thes R patte rates of	e bits re rn. The 2.048 N ım num	maximu /lbps, 4.	ım num 096 Mb	ber of B ps, 8.1	ER cha 92 Mbp	innels is s and 1	32, 64 6.384 N	expected , 128 and Mbps et to zero

Table 49 - BER Receiver Length Register [n] (BRLR[n]) Bits



Note: [n] denotes input stream from 0 - 31.

Table 50 - BER Receiver Control Register [n] (BRCR[n]) Bits

in the IMS Register first.

completion of the BER test, set this bit to zero. Note that the RBÉREB bit must be set

	al Read Value: (s: 0360	_H - 037F _H											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST[n] BC15	ST[n] BC14	ST[n] BC13	ST[n] BC12		ST[n] BC10	ST[n] BC9	ST[n] BC8	ST[n] BC7	ST[n] BC6	ST[n] BC5	ST[n] BC4	ST[n] BC3	ST[n] BC2	ST[n] BC1	ST[n] BC0
Bit		Name							Descri	ption					
15 - 0		ST[n] C15 - 0) Т	Stream[n The binar num valu	y value	e of the	se bits	refers	to the I					iches it	s maxi-
Note: [n]	denote	s input s	tream	from 0 - 3	1.										

Table 51 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

24.0 Memory

24.1 **Memory Address Mappings**

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM L or CM H).

MSB (Note 1)				am Add (St0 - 31								nnel A (Ch0 -	ddres: 255)	5	
A13	A12	A11	A10	А9	A8	Stream [n]	Α7	A6	A 5	A4	А3	A2	A 1	Α0	Channel [n]
1 1 1	0 0 0	0 0 0	0 0 0	0 0 1	0 1 0	Stream 0 Stream 1 Stream 2 Stream 3	0 0 .	0 0 .	0 0 .	0 0	0 0 .	0 0	0 0 .	0 1	Ch 0 Ch 1
1 1 1	0 0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	Stream 4 Stream 5 Stream 6 Stream 7	0 0 0 0	0 0 0 0	0 0 1 1	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	0 1 0 1	Ch 30 Ch 31 (Note 2) Ch 32 Ch 33
					0	Stream 8	0 0	0 0	1 1	1 1	1 1	1 1	1 1	0 1	Ch 62 Ch 63 (Note 3)
1 1	0 0	1 1	1 1	1 1	0 1	Stream 14 Stream 15	0							0	
						Stream 30 Stream 31	1								

- Notes:

 1. A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers.

 2. Channels 0 to 31 are used when serial stream is at 2.048 Mbps.

 3. Channels 0 to 63 are used when serial stream is at 4.096 Mbps.

 4. Channels 0 to 127 are used when serial stream is at 8.192 Mbps.

- 5. Channels 0 to 255 are used when serial stream is at 16.384 Mbps.

Table 52 - Address Map for Memory Locations (A13 = 1)

24.2 Connection Memory Low (CM_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 53 on page 86.




Table 53 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0

15 UA EN	14 V/C	13	12 SSA 3	11 SSA 2	10 SSA 1	9 SSA 0	8 SCA 7	7 SCA 6	6 SCA 5	5 SCA 4	4 SCA 3	3 SCA 2	2 SCA 1	1 SCA 0	0 CMM =0
		<u> </u>		_	-				-	-	_				
Bit	N	ame						[Descri	ption					
14	,	V/C	Wh sta Wh vai	Variable/Constant Delay Control When this bit is low, the output data for this channel will be taken from constant delay memory. When this bit is set to high, the output data for this channel will be taken from variable delay memory. Note that VAREN must be set in Control Register first.										en from	
13 - 9	SS	A4 - 0		urce S e bina				5 bits r	eprese	ents th	e inpu	ıt strea	am nui	mber.	
8 - 1	SC	A7 - 0		urce (e bina					eprese	ents th	e inpu	ıt char	nnel nu	umber.	
0	CM	1M = 0	If t	nnect his is la are the	ow, the	e conr	nection	n mem	-				ching	mode.	Bit13 -
Note: For	prope	er μ-law	v/A-law	conve	rsion, t	he CM_	_H bits	should	be set	before	Bit 15 (UAEN	bit) is s	et to hi	gh.

Table 53 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 54 on page 87.

	JA EN	14 0	13	12	11	10 MSG 7	9 MSG 6	8 MSG 5	7 MSG 4	6 MSG 3	5 MSG 2	4 MSG 1	3 MSG 0	2 PCC 1	1 PCC 0	0 CMM =1
Bi	t		Nam	e		Description Conversion between a law and A law Enable (Message mode only)										
15	5		UAE	N	Conversion between μ -law and A-law Enable (Message mode only) When this bit is low, message mode has no μ -law/A-law conversion. Connetion memory high will be ignored. When this bit is high, message mode has μ -law/A-law conversion, and connection memory high controls the conversion method.										Connec-	
14 -	11	ι	Jnus	ed		served normal	-	onal m	ode, th	ese bi	ts MUS	ST be s	set to z	ero.		
10 -	- 3	M	SG7	- 0	8-b	it data	Data for the modes	mess	age m	ode. N	ot use	d in the	e per-c	hannel	tristate	e and

Table 54 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1
Bit		Nam	ie						De	scripti	on				
2 - 1	P	CC1	- 0		Per-Channel Control Bits These two bits control the corresponding entry's value on the STio stream. PC PC Channel Output Mode										ream.
					PC PC Channel Output Mode 0 0 Per Channel Tristate										
				C1 C0											
							0	1		Mess	age Mo	de			
							1	0		BER	Test Mo	ode			
							1	1		Re	eserved				
0	С	:MM :	= 1	If th	nis is h ich is p	igh, th	e conn		memo					ntrol m er-char	ode inel BER
Note: For	prop	er μ-l	law/A-	law c	onversi	on, the	CM_H b	its shou	ld be se	et before	e Bit 15	(UAEN	bit) is s	et to hig	h.

Table 54 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1

24.3 Connection Memory High (CM_H) Bit Assignment

Connection memory high provides the detailed information required for μ -law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The \overline{V}/D bit is used to select the class of coding law. If the \overline{V}/D bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and μ -law specifications related to G.711 voice coding. If the \overline{V}/D bit is set (to select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed. The ICL, the OCL bits and \overline{V}/D bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.




Table 55 - Connection Memory High (CM H) Bit Assignment

25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (i.e., ± 100 ppm). For stratum 4E applications a clock oscillator with a tolerance of ± 32 ppm should be used. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 90. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 23 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 90 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

Frequency	20 MHz
Tolerance	As required
Oscillation Mode	Fundamental
Resonance Mode	Parallel
Load Capacitance	20 pF - 32 pF
Maximum Series Resistance	35 Ω
Approximate Drive Level	1 mW

25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 91. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 24 - Clock Oscillator Circuit

For applications requiring ±32 ppm clock accuracy, the following requirements should be met:

Frequency	20.000 MHz
Tolerance	±32 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

26.0 DC Parameters

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I_3V}	-0.5	V _{DD} + 0.5	V
4	Input Voltage (5 V-tolerant inputs)	V _{I_5V}	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Io		15	mA
6	Package Power Dissipation	P _D		1.5	W
7	Storage Temperature	T _S	- 55	+125	°C

^{*} Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

$\textbf{Recommended Operating Conditions -} \ \ \text{Voltages are with respect to ground (V_{SS}) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ. [‡]	Max.	Units
1	Operating Temperature	T _{OP}	-40	25	+85	°C
2	Positive Supply	V_{DD_IO}	3.0	3.3	3.6	V
3	Positive Supply	V _{DD_CORE}	1.71	1.8	1.89	V
4	Input Voltage	V _I	0	3.3	V_{DD_IO}	V
5	Input Voltage on 5 V-Tolerant Inputs	V _{I_5V}	0	5.0	5.5	V

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

$\textbf{DC Electrical Characteristics}^{\dagger} \textbf{ -} \textbf{ Voltages are with respect to ground } (\textbf{V}_{\text{SS}}) \textbf{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ. [‡]	Max.	Units	Test Conditions
1	Supply Current - V _{DD_CORE}	I _{DD_CORE}			165	mA	
2	Supply Current - V _{DD_IO}	I _{DD_IO}			75	mA	C _L = 30 pF
3	Input High Voltage	V_{IH}	2.0			V	
4	Input Low Voltage	V_{IL}			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I _{IL} I _{BL}			5 5	μ Α μ Α	0≤ <v<sub>IN≤V_{DD_IO} See Note 1</v<sub>
6	Weak Pullup Current	I _{PU}		-33		μΑ	Input at 0 V
7	Weak Pulldown Current	I _{PD}		33		μА	Input at V _{DD_IO}
8	Input Pin Capacitance	C _I		3		pF	
9	Output High Voltage	V _{OH}	2.4			V	I _{OH} = 10 mA
10	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 10 mA
11	Output High Impedance Leakage	I _{OZ}			5	μΑ	0 < V < V _{DD}
12	Output Pin Capacitance	Co		5	10	pF	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

^{*} Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V_{IN}) .

27.0 AC Parameters

AC Electrical Characteristics[†] - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{CT}	0.5 V _{DD_IO}	V	
2	Rise/Fall Threshold Voltage High	V_{HM}	0.7 V _{DD_IO}	V	
3	Rise/Fall Threshold Voltage Low	V_{LM}	0.3 V _{DD_IO}	V	

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 25 - Timing Parameter Measurement Voltage Levels

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
1	CS de-asserted time	t _{CSD}	15			ns	
2	DS de-asserted time	t _{DSD}	15			ns	
3	CS setup to DS falling	t _{CSS}	0			ns	
4	R/W setup to DS falling	t _{RWS}	10			ns	
5	Address setup to DS falling	t _{AS}	5			ns	
6	CS hold after DS rising	t _{CSH}	0			ns	
7	R/W hold after DS rising	t _{RWH}	0			ns	
8	Address hold after DS rising	t _{AH}	0			ns	
9	Data setup to DTA Low	t _{DS}	8			ns	C _L = 50 pF
10	Data hold after DS rising	t _{DH}	7			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t _{AKD}			75 185	ns ns	C _L = 50 pF C _L = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
13	DTA drive high to HiZ	t _{AKZ}			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access

Note 2: A delay of 500 μ s to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high.

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
1	CS de-asserted time	t _{CSD}	15			ns	
2	DS de-asserted time	t _{DSD}	15			ns	
3	CS setup to DS falling	t _{CSS}	0			ns	
4	R/W setup to DS falling	t _{RWS}	10			ns	
5	Address setup to DS falling	t _{AS}	5			ns	
6	Data setup to DS falling	t _{DS}	0			ns	C _L = 50 pF
7	CS hold after DS rising	t _{CSH}	0			ns	
8	R/W hold after DS rising	t _{RWH}	0			ns	
9	Address hold after DS rising	t _{AH}	0			ns	
10	Data hold from DS rising	t _{DH}	5			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
13	DTA drive high to HiZ	t _{AKZ}			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access

Note 2: A delay of 500 μ s to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high.

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
1	CS de-asserted time	t _{CSD}	15			ns	
2	RD setup to CS falling	t _{RS}	10			ns	
3	WR setup to CS falling	t _{WS}	10			ns	
4	Address setup to CS falling	t _{AS}	5			ns	
5	RD hold after CS rising	t _{RH}	0			ns	
6	WR hold after CS rising	t _{WH}	0			ns	
7	Address hold after CS rising	t _{AH}	0			ns	
8	Data setup to RDY high	t _{DS}	8			ns	C _L = 50 pF
9	Data hold after CS rising	t _{DH}	7			ns	C _L = 50 pF, R _L = 1 K (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{AKD}			75 185	ns ns	C _L = 50 pF C _L = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
12	RDY drive low to HiZ	t _{AKZ}			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

Note 2: A delay of 500 μ s to 2 ms (see Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high.

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access

AC Electrical Characteristics[†] - Intel Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions ²
1	CS de-asserted time	t _{CSD}	15			ns	
2	WR setup to CS falling	t _{WS}	10			ns	
3	RD setup to CS falling	t _{RS}	10			ns	
4	Address setup to CS falling	t _{AS}	5			ns	
5	Data setup to CS falling	t _{DS}	0			ns	C _L = 50 pF
6	WR hold after CS rising	t _{WH}	0			ns	
7	RD hold after CS rising	t _{RH}	0			ns	
8	Address hold after CS rising	t _{AH}	10			ns	
9	Data hold after CS rising	t _{DH}	5			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t _{AKD}			55 150	ns ns	C _L = 50 pF C _L = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t _{AKH}	4		12	ns	C _L = 50 pF, R _L = 1 K (Note 1)
12	RDY drive low to HiZ	t _{AKZ}			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

Note 2: A delay of $500 \,\mu$ s to 2 ms (Section 17.2 on page 46) must be applied before the first microprocessor access is performed after the RESET pin is set high.

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access

AC Electrical Characteristics[†] - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	TCK Clock Period	t _{TCKP}	100			ns	
2	TCK Clock Pulse Width High	t _{TCKH}	20			ns	
3	TCK Clock Pulse Width Low	t _{TCKL}	20			ns	
4	TMS Set-up Time	t _{TMSS}	10			ns	
5	TMS Hold Time	t _{TMSH}	10			ns	
6	TDi Input Set-up Time	t _{TDIS}	20			ns	
7	TDi Input Hold Time	t _{TDIH}	60			ns	
8	TDo Output Delay	t _{TDOD}			30	ns	C _L = 30 pF
9	TRST pulse width	t _{TRSTW}	200			ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 30 - JTAG Test Port Timing Diagram

AC Electrical Characteristics[†] - OSCi 20 MHz Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes [‡]
1	Input frequency accuracy		-32		32	ppm	Stratum 4E
			-100		100	ppm	Relaxed Stratum 4E
2	Duty cycle		40		60	%	1
3	Input rise or fall time	t _{IR,} t _{IF}			3	ns	14

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] See "Performance Characteristics Notes" on page 118.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	20			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	20			ns	
4	CKi Input Clock Period	t _{CKIP}	55	61	67	ns	
5	CKi Input Clock High Time	t _{CKIH}	27		34	ns	
6	CKi Input Clock Low Time	t _{CKIL}	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	45			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	45			ns	
4	CKi Input Clock Period	t _{CKIP}	110	122	135	ns	
5	CKi Input Clock High Time	t _{CKIH}	55		69	ns	
6	CKi Input Clock Low Time	t _{CKIL}	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	110			ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	110			ns	
4	CKi Input Clock Period	t _{CKIP}	220	244	270	ns	
5	CKi Input Clock High Time	t _{CKIH}	110		135	ns	
6	CKi Input Clock Low Time	t _{CKIL}	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t _r CKi, t _f CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t _{CVC}	0		20	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STi Setup Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIS2} t _{SIS4} t _{SIS8} t _{SIS16}	5 5 5 5			ns ns ns ns	
2	STi Hold Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t _{SIH2} t _{SIH4} t _{SIH8} t _{SIH16}	8 8 8 8			ns ns ns ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 33 - ST-BUS Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps




Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2 Mbps, 4 Mbps, 8 Mbps




Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C _L = 30 pF
	@2.048 Mbps	t _{SOD2}	1		8	ns	Master Mode
	@4.096 Mbps	^t SOD4	1		8 8	ns	
	@8.192 Mbps	^t SOD8	 			ns	
	@16.384 Mbps	^t SOD16	1		8	ns	
	@2.048 Mbps	t _{SOD2}	0		6	ns	Multiplied Slave Mode
	@4.096 Mbps	t _{SOD4}	0		6	ns	
	@8.192 Mbps	t _{SOD8}	0		6	ns	
	@16.384 Mbps	t _{SOD16}	0		6	ns	
	@2.048 Mbps	t _{SOD2}	-6		0	ns	Divided Slave Mode
	@4.096 Mbps	t _{SOD4}	-6		0	ns	
	@8.192 Mbps	t _{SOD8}	-6		0	ns	
	@16.384 Mbps	t _{SOD16}	-6		0	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps




Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

AC Electrical Characteristics[†] - ST-BUS/GCI-Bus Output Tristate Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions [*]
1	STio Delay - Active to High-Z	t _{DZ}	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
2	STio Delay - High-Z to Active	t _{ZD}	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
3	Output Drive Enable (ODE) Delay	t _{ZD_ODE}					Master or
	- High-Z to Active				77	ns	Multiplied Slave Mode
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138	ns	Divided Slave Mode
	CKi @ 16.384 MHz				77	ns	
<u> </u>		_			11	113	
4	Output Drive Enable (ODE) Delay	t _{DZ_ODE}					Master or
	- Active to High-Z				77	ns	Multiplied Slave Mode
	CV: @ 4 006 MUI=				260	20	Divided Clave Mede
	CKi @ 4.096 MHz				260	ns	Divided Slave Mode
	CKi @ 8.192 MHz				138	ns	
	CKi @ 16.384 MHz				77	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

^{*} Test condition is R_L = 1 k, C_L = 30 pF; high impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel the time taken to discharge C_L .




Figure 39 - Serial Output and External Control




Figure 40 - Output Drive Enable (ODE)

AC Electrical Characteristics[†] - Slave Mode Input/Output Frame Boundary Alignment

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	Input and Output Frame Offset in Divided Slave Mode	^t FBOS	5		13	ns	
2	Input and Output Frame Offset in Multiplied Slave Mode	^t FBOS	2		10	ns	Input reference jitter is equal to zero.

[†] Characteristics are over recommended operating conditions unless otherwise stated.




Figure 41 - Input and Output Frame Boundary Offset




Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	239	244	249	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t _{FODF0}	117		127	ns	C _L = 30 pF
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t _{FODR0}	117		127	ns	
4	CKo0 Output Clock Period	t _{CKP0}	239	244	249	ns	
5	CKo0 Output High Time	t _{CKH0}	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t _{CKL0}	117		127	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	218	244	270	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t _{FODF0}	117		127	ns	C _L = 30 pF
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t _{FODR0}	97		146	ns	
4	CKo0 Output Clock Period	t _{CKP0}	218	244	270	ns	
5	CKo0 Output High Time	t _{CKH0}	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t _{CKL0}	97		146	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	117	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t _{FODF1}	56		66	ns	C _L = 30 pF
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t _{FODR1}	56		66	ns	
4	CKo1 Output Clock Period	t _{CKP1}	117	122	127	ns	
5	CKo1 Output High Time	t _{CKH1}	56		66	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t _{CKL1}	56		66	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	106	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t _{FODF1}	56		66	ns	$C_L = 30 pF$
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t _{FODR1}	46		66	ns	
4	CKo1 Output Clock Period	t _{CKP1}	106	122	148	ns	
5	CKo1 Output High Time	t _{CKH1}	46		87	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t _{CKL1}	46		66	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t _{FODF2}	25		36	ns	C _L = 30 pF
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t _{FODR2}	25		36	ns	
4	CKo2 Output Clock Period	t _{CKP2}	56	61	66	ns	
5	CKo2 Output High Time	t _{CKH2}	25		36	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t _{CKL2}	25		36	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t _{FODF2}	25		36	ns	C _L = 30 pF
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t _{FODR2}	25		36	ns	
4	CKo2 Output Clock Period	t _{CKP2}	47	61	76	ns	
5	CKo2 Output High Time	t _{CKH2}	17		43	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t _{CKL2}	17		43	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

AC Electrical Characteristics[†] - FPo3 and CKo3 (32.768 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t _{FPW3}	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t _{FODF3}	10		18	ns	C _L = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t _{FODR3}	12		21	ns	
4	CKo3 Output Clock Period	t _{CKP3}	27	30.5	34	ns	
5	CKo3 Output High Time	t _{CKH3}	12		19	ns	$C_L = 30 pF$
6	CKo3 Output Low Time	t _{CKL3}	12		19	ns	
7	CKo3 Output Rise/Fall Time	t _{rCK3} , t _{fCK3}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - FPo3 and CKo3 (32.768 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi

	Characteristic	Sym.	Min.	Typ. [‡]	Max.	Units	Notes
1	FPo3 Output Pulse Width	t _{FPW3}	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t _{FODF3}	12		19	ns	C _L = 30 pF
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t _{FODR3}	12		19	ns	
4	CKo3 Output Clock Period	t _{CKP3}	17	30.5	44	ns	
5	CKo3 Output High Time	t _{CKH3}	5		29	ns	$C_L = 30 pF$
6	CKo3 Output Low Time	t _{CKL3}	12		18	ns	
7	CKo3 Output Rise/Fall Time	t _{rCK3} , t _{fCK3}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

AC Electrical Characteristics[†] - CKo4 (1.544 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	CKo4 Output Clock Period	t _{CKP4}	645	648	650	ns	
2	CKo4 Output High Time	t _{CKH4}	320	324	327	ns	$C_L = 30 pF$
3	CKo4 Output Low Time	t _{CKL4}	320	324	327	ns	
4	CKo4 Output Rise/Fall Time	t _{rCK4} , t _{fCK4}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	CKo4 Output Clock Period	t _{CKP4}	485	488	492	ns	
2	CKo4 Output High Time	t _{CKH4}	241	244	247	ns	$C_L = 30 pF$
3	CKo4 Output Low Time	t _{CKL4}	241	244	247	ns	
4	CKo4 Output Rise/Fall Time	t _{rCK4} , t _{fCK4}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 47 - CKo5 Timing Diagram (19.44 MHz)

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

ZL50019 Data Sheet

AC Electrical Characteristics[†] - CKo5 (19.44 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo5 Output Pulse Width	t _{FPW5}	49	51	55	ns	
2	FPo5 Output Delay from the FPo5 falling edge to the output frame boundary	t _{FODF5}	22	25	28	ns	C _L = 30 pF
3	FPo5 Output Delay from the output frame boundary to the FPo5 rising edge	t _{FODR5}	21	25	32	ns	
4	CKo5 Output Clock Period	t _{CKP5}	50	51	53	ns	
5	CKo5 Output High Time	t _{CKH5}	23	25	27	ns	
6	CKo5 Output Low Time	t _{CKL5}	24	25	28	ns	
7	CKo5 Output Rise/Fall Time	t _{rCK5} , t _{fCK5}			5	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - REF0-3 Reference Input to CKo Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	Minimum Input Pulse Width High or Low	t _{RPMIN}	16		ns	1,2,3,14
2	Input Rise or Fall Time	t _{IR} , (or t _{IF})		5	ns	
3	REF input to CKo0 output delay (no input jitter) REF @ 8 kHz, 2.048, 4.096, 8.192, 16.384 MHz REF @ 1.544 MHz REF @ 19.44 MHz	t _{RD}	-7 6 -10	0 15 -2	ns ns ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] See "Performance Characteristics Notes" on page 118.




Figure 48 - REF0 - 3 Reference Input/Output Timing

AC Electrical Characteristics[†] - Master Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,14
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-4	0	ns	
4	CKo0 to CKo4 (1.544 MHz/2.048 MHz) delay CKo4 @ 1.544 MHz CKo4 @ 2.048 MHz	t _{C4D}	-12 -2	-7 3	ns ns	
5	CKo0 to CKo5 (19.44 MHz) delay	t _{C5D}	6	12	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,14
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-2	2	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t _{C1D}	-1	2	ns	1-5,14
2	CKo0 to CKo2 (16.384 MHz) delay	t _{C2D}	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t _{C3D}	-1	3	ns	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] See "Performance Characteristics Notes" on page 118.

[‡] See "Performance Characteristics Notes" on page 118.

[‡] See "Performance Characteristics Notes" on page 118.

ZL50019 Data Sheet




Figure 49 - Output Timing (ST-BUS Format)

DPLL Performance Characteristics[†] - Accuracy & Switching

	Characteristics	Min.	Max.	Units	Conditions/ Notes‡
1	Freerun Accuracy	-0.003	0	ppm	1,5,7
2	Initial Holdover Frequency Stability	-0.03	0.03	ppm	1,4,8
3	Pull-in/Hold-in Range (Stratum 4E)		260	ppm	1,3,7,9
4	Reference Far Hysteresis Limit (Stratum 4E)		82.5	ppm	1,3,7,9,12
5	Reference Near Hysteresis Limit (Stratum 4E)	-64.5	64.5	ppm	
6	Reference Far Hysteresis Limit (Relaxed Stratum 4E)	-248	248	ppm	1,3,7,9,13
7	Reference Near Hysteresis Limit (Relaxed Stratum 4E)	-242	242	ppm	
8	Output phase continuity for reference switch ¹		31	ns	11
9	Normal output phase alignment speed (phase slope)		56	μs/s	10
10	Normal phase lock time ²		75	s	1,3,7,9,10

^{1.} Reference switching to normal, holdover, or freerun mode

DPLL Performance Characteristics[†] - Output Jitter Generation (Unfiltered except for CKo5)

	Characteristics	Typ.‡	Units	Conditions/Notes*
1	Jitter at CKo0 and CKo3 (4.096 MHz)	810	ps-pp	1-6,14
2	Jitter at CKo1 and CKo3 (8.192 MHz)	800	ps-pp	
3	Jitter at CKo2 and CKo3 (16.384 MHz)	710	ps-pp	
4	Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz)	670	ps-pp	
5	Jitter at CKo4 (1.544 MHz or 2.048 MHz) 1.544 MHz 2.048 MHz	1060 630	ps-pp ps-pp	
6	Jitter at CKo5 (19.44 MHz) unfiltered jitter 500 Hz - 1.3 MHz jitter 65 kHz - 1.3 MHz jitter 12 kHz - 1.3 MHz jitter	770 540 460 510	ps-pp ps-pp ps-pp ps-pp	

[†] Characteristics are over recommended operating conditions unless otherwise stated.

^{2. -32} to +32 ppm locking

[†] Characteristics are over recommended operating conditions unless otherwise stated.

[‡] See "Performance Characteristics Notes" on page 118.

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

^{*} See "Performance Characteristics Notes" on page 118


ZL50019 Data Sheet


Performance Characteristics Notes

- † Characteristics are over recommended operating conditions unless otherwise stated.
- \ddagger Typical figures are at 25°C, V_{DD_CORE} at 1.8 V and V_{DD_IO} at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
- 1. Jitter on master clock input (XIN) is 100 ps pp or less.
- 2. Jitter on reference input (REF0-3) is 2 ns pp or less.
- 3. Normal Mode selected.
- 4. Holdover Mode selected.
- 5. Freerun Mode selected.
- 6. Jitter is measured without an output filter.
- 7. Accuracy of master clock input (XIN) is 0 ppm.
- 8. Accuracy of master clock input (XIN) is 100 ppm.
- 9. Capture range is +/-260 ppm; inaccuracy of XIN shifts this range.
- 10. Phase alignment speed (phase slope) is programmed to 7 ns/125μs.
- 11. Any input reference switch or state switch (i.e. REF0 to REF3, Normal to Holdover, etc.).
- 12. Multi-period near limits and far limits are programmed to +/-64.713 ppm & +/-82.487 ppm respectively. (ST4_LIM = 1)
- 13. Multi-period near limits and far limits are programmed to +/-240 ppm & +/-250 ppm respectively. (ST4_LIM = 0)
- 14. 30 pF load on output pin.


TOP VIEW

BOTTOM VIEW





DIMENSION	MIN	MAX
Α	1.42	1.80
A1	0.30	0.50
A2	0.85	REF
D	16.80	17.20
D1	14.80	15.20
E	16.80	17.20
E1	14.80	15.20
b	0.40	0.60
е	1.	00
N		56
Conform	s to JEDEC	MS-034



NOTES: -


- 1. Controlling dimensions are in MM.
- 2. Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.

© Zarlink S	© Zarlink Semiconductor 2003 All rights reserved.						
ISSUE	1						
ACN	214440						
DATE	26June03						
APPRD.							



	Fackage Code (
Previous package codes	Package Outline for 256ball BGA 17x17x1.61mm
	GPD00842

Packago Codo



	Control Dimensions			Altern. Dimensi			
Symbol	in millimetres			in in-	ches		
	MIN	MAX		MIN	MAX		
Α	_	1.60		_	0.063		
A1	0.05	0.15		0.002	0.006		
A2	1.35 1.45			0.053	0.057		
D	30.00	BSC		1.181	BSC		
D1	28.00	BSC		1.102 BSC			
E	30.00	BSC		1.181 BSC			
E1	28.00	BSC		1.102 BSC			
L	0.45 0.75			0.018	0.029		
е	0.40	BSC		0.016 BSC			
b	0.13	0.23		0.005	0.009		
С	C 0.09 0.20			0.003	0.008		
Pin features							
N	256						
ND	64						
NE	64						
NOTE	SQUARE						

Conforms to JEDEC MS-026 BJC Iss. D

Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both, located within a zone of dimension $E1/4 \times D1/4$ from the index corner
- 2. All dimensioning and tolerancing conform to ANSI Y14.5—1982.
- 3. Dimensions D1 and E1 do not include mold protrusion allowable mold protrusion is 0.254 mm on D1 and E1 dimensions.
- 4. "N" is the total number of terminals
- 5. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package
- 6. Dimension b does not include Dambar protrusion.
- 7. Controlling Dimensions are in Millimeter
- 8. At is defined as the distance from the seating plane to the lowest point of the package body

© Zarlink S	Semiconductor 2	003 All rights re	eserved.				Package Code
ISSUE	1	2	3	4		Previous package codes	Package Outline for 256 lead
ACN	214172	214382			ZARLINK SEMICONDUCTOR		LQFP (28 x 28 x 1.4mm) 2.0mm Footprint
DATE	27Mar03	12June03					
APPRD.							GPD0083/



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I₂C components conveys a licence under the Philips I₂C Patent rights to use these components in and I₂C System, provided that the system conforms to the I₂C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE