

## MOS INTEGRATED CIRCUIT

# μPD4264405, 42S65405, 4265405

## 64 M-BIT DYNAMIC RAM 16 M-WORD BY 4-BIT, EDO

#### Description

The  $\mu$ PD4264405, 42S65405, 4265405 are 16,777,216 words by 4 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the  $\mu$ PD42S65405 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

These are packaged in 32-pin plastic TSOP (II) and 32-pin plastic SOJ.

#### **Features**

- EDO (Hyper page mode)
- 16,777,216 words by 4 bits organization
- Single +3.3 V  $\pm$  0.3 V power supply
- · Fast access and cycle time

×

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	EDO (Hyper page mode) cycle time (MIN.)	
μPD4264405-A50	360 mW	50 ns	84 ns	20 ns	
μPD42S65405-A50, 4265405-A50	468 mW	อบ กร	04 115	ZU IIS	
μPD4264405-A60	324 mW	00	404	05	
μPD42S65405-A60, 4265405-A60	396 mW	60 ns	104 ns	25 ns	

• The  $\mu$ PD42S65405 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

Part number	Refrech cycle	Refresh	Power consumption at standby (MAX.)
μPD42S65405	4,096 cycles/128 ms	RAS only refresh, Normal read/write, CAS before RAS self refresh, CAS before RAS refresh, Hidden refresh	0.72 mW (CMOS level input)
μPD4264405	8,192 cycles/64 ms	RAS only refresh, Normal read/write	1.8 mW
	4,096 cycles/64 ms	CAS before RAS refresh, Hidden refresh	(CMOS level input)
μPD4265405	4,096 cycles/64 ms	RAS only refresh, Normal read/write, CAS before RAS refresh, Hidden refresh	

The information in this document is subject to change without notice.




## **★** Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S65405G5-A50-7JD	50 ns	32-pin plastic TSOP (II)	CAS before RAS self refresh
μPD42S65405G5-A60-7JD	60 ns	(400 mil)	CAS before RAS refresh
μPD42S65405LE-A50	50 ns	32-pin plastic SOJ	RAS only refresh Hidden refresh
μPD42S65405LE-A60	60 ns	(400 mil)	nidden reifesn
μPD4264405G5-A50-7JD	50 ns	32-pin plastic TSOP (II)	CAS before RAS refresh
μPD4264405G5-A60-7JD	60 ns	(400 mil)	RAS only refresh
μPD4265405G5-A50-7JD	50 ns		Hidden refresh
μPD4265405G5-A60-7JD	60 ns		
μPD4264405LE-A50	50 ns	32-pin plastic SOJ	
μPD4264405LE-A60	60 ns	(400 mil)	
μPD4265405LE-A50	50 ns		
μPD4265405LE-A60	60 ns		

#### ★ Pin Configurations (Marking Side)


#### 32-pin Plastic TSOP (II) (400 mil)

μPD4264405G5-7JD μPD42S65405G5-7JD μPD4265405G5-7JD



#### 32-pin Plastic SOJ (400 mil)

 $\mu$ PD4264405LE  $\mu$ PD42S65405LE  $\mu$ PD4265405LE



**Note** A12 ... μPD4264405

NC ...  $\mu$ PD42S65405, 4265405

A0 to A12 : Address Inputs

I/O1 to I/O4 : Data Inputs/Outputs

RAS : Row Address Strobe

CAS : Column Address Strobe


WE : Write Enable
OE : Output Enable
Vcc : Power Supply

GND : Ground

NC : No Connection



## **Block Diagram**



#### ★ Notes 1.

Part number	Row address	Column address
μPD4264405	A0 - A12	A0 - A10
μPD42S65405, 4265405	A0 - A11	A0 - A11

**2.**  $4,096 \times 4,096 \times 4$ 



## **Input/Output Pin Functions**

The  $\mu$ PD4264405, 42S65405, 4265405 have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$ , Address<sup>Note</sup> and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	RAS activates the sense amplifier by latching a row address and selecting a corresponding word line.  It refreshes memory cell array of one line selected by the row address.  It also selects the following function.  • CAS before RAS self refresh, CAS before RAS refresh
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A×Note (Address inputs)	Input	Address bus. Input total 24-bit of address signal, upper bits and lower bits Note in sequence (address multiplex method). Therefore, one word is selected from 16,777,216-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating RAS. Then, switch the address bus to column address and activate CAS. Each address is taken into the device when RAS and CAS are activated. Therefore, the address input setup time (task, task) and hold time (trah, tcah) are specified for the activation of RAS and CAS.
WE (Write enable)	Input	Write control signal. Write operation is executed by activating RAS, CAS and WE.
OE (Output enable)	Input	Read control signal.  Read operation can be executed by activating RAS, CAS and OE.  If WE is activated during read operation, OE is to be ineffective in the device.  Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

## ★ Note

Part number	Address inputs	Upper bits	Lower bits
μPD4264405	A0 - A12	13	11
μPD42S65405, 4265405	A0 - A11	12	12



#### Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

#### 1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next  $\overline{\text{CAS}}$  cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the  $\overline{\text{CAS}}$  cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the  $\overline{\text{CAS}}$  cycle time becomes shorter.

#### 2. The CAS cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose trac is 60 ns as an example, the CAS cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

#### Hyper Page Mode (EDO) Read Cycle RAS **t**OFR tHPC CAS torc Address Col.B Row Col.A Col.C **t**RAC **t**RCH **t**AA **t**AA tcac twpz tcac tCAC **t**och tcH0 **t**och twF7 **t**OEP **t**OEP **t**cHO **t**OFA **t**OEA VIH-ŌĒ tolz **t**DHC tclz toez tclz toez **t**oez I/O $V_{OL-}$ Hi - Z Data out A Data out B Data out C Data out C

6

#### Cautions when using the hyper page mode (EDO)

- 1. CAS access should be used to operate the MIN. value.
- 2. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive (at the end of read cycle)

WE: inactive, OE: active

torc is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.

tofr is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.

The slower of torc and tork becomes effective.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)

WE, OE: inactive .... toez is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met .... twez and twpz are effective.

The faster of toez and twez becomes effective.

The faster of (1) and (2) becomes effective.

- 3. In read cycle, the effective specification depends on the state of  $\overline{CAS}$  signal when controlling data output with the  $\overline{OE}$  signal.
  - (1) CAS: inactive, OE: active ····· tсно is effective.
  - (2) CAS, OE: active .... toch is effective.



## **Electrical Specifications**

- All voltages are referenced to GND.
- After power up (Vcc ≥ Vcc(MIN.)), wait more than 100 μs (RAS, CAS inactive) and then, execute eight CAS before RAS or RAS only refresh cycles as dummy cycles to initialize internal circuit.

## **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	VT		-0.5 to +4.6	V
Supply voltage	Vcc		-0.5 to +4.6	V
Output current	lo		50	mA
Power dissipation	Po		1	W
Operating ambient temperature	TA		0 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc		3.0	3.3	3.6	V
High level input voltage	ViH		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Operating ambient temperature	TA		0		70	°C

## Capacitance ( $T_A = 25$ °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cıı	Address			5	pF
	C <sub>12</sub>	RAS, CAS, WE, OE			7	
Data input/output capacitance	C <sub>I/O</sub>	I/O			7	pF

8



## **★** DC Characteristics (Recommended operating conditions unless otherwise noted)

## [µ**PD4264405**]

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS cycling	trac = 50 ns		100	mA	1, 2, 3
		trc = trc (MIN.), Io = 0 mA	trac = 60 ns		90		
Standby current	Icc2	$\overline{RAS}$ , $\overline{CAS} \ge V_{IH (MIN.)}$ , $Io = 0 \text{ m/s}$	Ą		1.0	mA	
		$\overline{\text{RAS}}$ , $\overline{\text{CAS}} \ge \text{Vcc} - 0.2 \text{ V, Io} = 0.2 \text{ V}$	0 mA		0.5		
RAS only refresh current	Іссз	RAS cycling, CAS ≥ VIH (MIN.)	trac = 50 ns		100	mA	1, 2, 3 ,4
		trc = trc (MIN.), lo = 0 mA	trac = 60 ns		90		
Operating current	Icc4	$\overline{RAS} \le V_{IL (MAX.)}, \overline{CAS} cycling$	trac = 50 ns		100	mA	1, 2, 5
(Hyper page mode (EDO))		thpc = thpc (MIN.), lo = 0 mA	trac = 60 ns		90		
CAS before RAS	Icc5	RAS cycling	trac = 50 ns		130	mA	1, 2
refresh current		trc = trc (MIN.), Io = 0 mA	trac = 60 ns		110		
Input leakage current	lı (L)	V <sub>I</sub> = 0 to 3.6 V		-5	+5	μΑ	
		All other pins not under test =	0 V				
Output leakage current	lo (L)	Vo = 0 to 3.6 V		-5	+5	μΑ	
		Output is disabled (Hi-Z)					
High level output voltage	Vон	lo = −2.0 mA		2.4		V	
Low level output voltage	Vol	lo = +2.0 mA			0.4	V	



## [µPD42S65405, 4265405]

Parameter Symbol Test condition			MIN.	MAX.	Unit	Notes		
Operating current		Icc1	RAS, CAS cycling	trac = 50 ns		130	mA	1, 2, 3
			trc = trc (MIN.), Io = 0 mA	trac = 60 ns		110		
Standby	μPD42S65405	Icc2	$\overline{RAS}$ , $\overline{CAS} \ge V_{IH (MIN.)}$ , $Io = 0 mA$	Å		1.0	mA	
current			$\overline{RAS}$ , $\overline{CAS} \ge Vcc - 0.2 \text{ V}$ , $Io = 0$	O mA		0.2		
	μPD4265405		$\overline{RAS}$ , $\overline{CAS} \ge V_{IH (MIN.)}$ , $Io = 0 \text{ mA}$	A		1.0		
			$\overline{RAS}$ , $\overline{CAS} \ge Vcc - 0.2 \text{ V}$ , $Io = 0$	) mA		0.5		
RAS only refre	esh current	Іссз	RAS cycling, CAS ≥ VIH (MIN.)	trac = 50 ns		130	mA	1, 2, 3 ,4
			trc = trc (MIN.), lo = 0 mA	trac = 60 ns		110		
Operating curr	rent	Icc4	$\overline{RAS} \le V_{IL (MAX.)}, \overline{CAS} \text{ cycling}$	trac = 50 ns		100	mA	1, 2, 5
(Hyper page n	node (EDO))		thpc = thpc (MIN.), lo = 0 mA	trac = 60 ns		90		
CAS before R	AS	Icc5	RAS cycling	trac = 50 ns		130	mA	1, 2
refresh curren	t		trc = trc (MIN.), Io = 0 mA	trac = 60 ns		110		
$\overline{\text{CAS}}$ before $\overline{\text{R}}$ long refresh c (4,096 cycles/only for the $\mu\text{F}$	urrent 128 ms,	Іссв		tras $\leq$ 300 ns		600	μΑ μΑ	1, 2
			Io = 0 mA					
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current (only for the $\mu\text{PD42S65405}$ )		Icc7	$\label{eq:rass} \begin{split} \overline{\text{RAS}}, \ \overline{\text{CAS}}: \\ \text{trass} &= 5 \text{ ms} \\ \text{Vcc} &= 0.2 \text{ V} \leq \text{Vih} \leq \text{Vih} \text{ (MAX.)} \\ \text{0 V} &\leq \text{Vil} \leq 0.2 \text{ V} \\ \text{Io} &= 0 \text{ mA} \end{split}$			400	μΑ	2
Input leakage	nput leakage current $I_{I (L)}$ $V_{I} = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V		<b>-</b> 5	+5	μΑ			
Output leakag	e current	lo (L)	Vo = 0 to 3.6 V Output is disabled (Hi-Z)			+5	μΑ	
High level out	put voltage	Vон	Io = -2.0 mA		2.4		V	
Low level outp	out voltage	Vol	lo = +2.0 mA			0.4	V	

Notes 1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (tRc and tHPc).


- 2. Specified values are obtained with outputs unloaded.
- 3. Icc1 and Icc3 are measured assuming that address can be changed once or less during  $\overline{RAS} \le V_{IL (MAX.)}$  and  $\overline{CAS} \ge V_{IH (MIN.)}$ .
- 4. Icc3 is measured assuming that all column address inputs are held at either high or low.
- 5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

## NEC

## AC Characteristics (Recommended Operating Conditions unless otherwise noted)


## **AC Characteristics Test Conditions**

## (1) Input timing specification



## (2) Output timing specification

## (3) Output load condition



## Common to Read, Write, Read Modify Write Cycle

Davamatan			trac = 50 ns		trac = 60 ns		Unit	Natao
Parameter		Symbol	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Read / Write cycle time		trc	84	_	104	_	ns	
RAS precharge time		trp	30	_	40	_	ns	
CAS precharge time		tcpn	7	_	10	_	ns	
RAS pulse width		tras	50	10,000	60	10,000	ns	1
CAS pulse width		tcas	8	10,000	10	10,000	ns	
RAS hold time		trsн	13	_	15	_	ns	
CAS hold time		tсsн	38	_	40	_	ns	
RAS to CAS delay time		trcd	11	37	14	45	ns	2
RAS to column address delay time		trad	9	25	12	30	ns	2
CAS to RAS precharge time		tcrp	5	_	5	_	ns	3
Row address setup time		tasr	0	_	0	_	ns	
Row address hold time		trah	7	_	10	_	ns	
Column address setup time		tasc	0	_	0	_	ns	
Column address hold time		<b>t</b> cah	7	_	10	_	ns	
$\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$		toes	0	_	0	_	ns	
CAS to data setup time		tclz	0	_	0	_	ns	
OE to data setup time		tolz	0	_	0	_	ns	
OE to data delay time		toed	10	_	13	_	ns	
Transition time (rise and fall)		tτ	1	50	1	50	ns	
Refresh time	μPD42S65405	tref	_	128	_	128	ms	4
	μPD4264405, 4265405		_	64	_	64	ms	



Notes 1. In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{tras}}(\text{MAX})$  is 100  $\mu$ s.

If 10  $\mu$ s <  $\overline{\text{tras}}$  < 100  $\mu$ s,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh (trps) is applied.

2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
trad ≤ trad (MAX.) and trcd ≤ trcd (MAX.)	trac (Max.)	trac (Max.)
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (max.)
trcd > trcd (MAX.)	tcac (Max.)	trcd + tcac (max.)

 $t_{RAD\,(MAX.)}$  and  $t_{RCD\,(MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taa or tcac) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \ge t_{RAD\,(MAX.)}$  and  $t_{RCD} \ge t_{RCD\,(MAX.)}$  will not cause any operation problems.

- 3. tcrp (MIN.) requirement is applied to RAS, CAS cycles.
- **4.** This specification is applied only to the  $\mu$ PD42S65405.

## **Read Cycle**

		trac = 50 ns		trac = 60 n			
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	Unit	Notes
Access time from RAS	trac	_	50	_	60	ns	1
Access time from CAS	tcac	_	13	_	15	ns	1
Access time from column address	taa	_	25	_	30	ns	1
Access time from OE	toea	_	13	_	15	ns	
Column address lead time referenced to RAS	<b>t</b> ral	25	_	30	_	ns	
Read command setup time	trcs	0	-	0	_	ns	
Read command hold time referenced to RAS	trrh	0	_	0	_	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$		0	_	0	_	ns	2
Output buffer turn-off delay time from OE	toez	0	10	0	13	ns	3
CAS hold time to OE	tсно	5	_	5	_	ns	4

**Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS		
$t_{RAD} \le t_{RAD \text{ (MAX.)}} \text{ and } t_{RCD} \le t_{RCD \text{ (MAX.)}}$	trac (Max.)	trac (MAX.)		
trad > trad (MAX.) and trcd ≤ trcd (MAX.)	taa (max.)	trad + taa (max.)		
trcd > trcd (MAX.)	tcac (MAX.)	trcd + tcac (MAX.)		

trad (MAX.) and trcd (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trac, taa or tcac) is to be used for finding out when output data will be available. Therefore, the input conditions  $trad \ge trad (MAX.)$  and  $trcd \ge trcd (MAX.)$  will not cause any operation problems.

- 2. Either trch (MIN.) or trrh (MIN.) should be met in read cycles.
- **3.** toez(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to VoH or VoL.
- **4.** WE: inactive (in read cycle)

 $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active  $\cdots$  tcho is effective.

CAS, OE: active ... toch is effective.



#### **Write Cycle**

<b>D</b>		trac = 50 ns		trac = 60 ns			Nictor
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	Unit	Notes
WE hold time referenced to CAS	twcн	7	_	10	_	ns	1
WE pulse width	twp	7	_	10	_	ns	1
WE lead time referenced to RAS	trwL	13	-	15	-	ns	
WE lead time referenced to CAS	tcwL	7	_	10	_	ns	
WE setup time	twcs	0	_	0	_	ns	2
OE hold time	tоен	0	-	0	-	ns	
Data-in setup time	tos	0	_	0	_	ns	3
Data-in hold time	tон	7	_	10	_	ns	3

- **Notes 1.** twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
  - 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  - 3. tds (MIN.) and tdh (MIN.) are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

## **Read Modify Write Cycle**

		trac = 50 ns		trac = 60 ns			Nete
Parameter Syr		MIN.	MAX.	MIN.	MAX.	Unit	Note
Read modify write cycle time	trwc	107	_	133	-	ns	
RAS to WE delay time	trwd	64	_	77	_	ns	1
CAS to WE delay time	tcwd	27	_	32	_	ns	1
Column address to WE delay time	tawd	39	-	47	-	ns	1

Note 1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

If trwb ≥ trwb (MIN.), tcwb ≥ tcwb (MIN.), tawb ≥ tawb (MIN.) and tcpwb ≥ tcpwb (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.



#### Hyper Page Mode (EDO)

B		trac = 50 ns		trac = 60 ns		1.1	Natas
Parameter	Symbol		MAX.	Unit	Notes		
Read / Write cycle time	thpc	20	_	25	_	ns	1
RAS pulse width	trasp	50	125,000	60	125,000	ns	
CAS pulse width	thcas	8	10,000	10	10,000	ns	
CAS precharge time	tcp	7	_	10	-	ns	
Access time from CAS precharge	tacp	_	30	-	35	ns	
CAS precharge to WE delay time	tcpwd	41	_	52	_	ns	2
RAS hold time from CAS precharge	trhcp	30	_	35	_	ns	
Read modify write cycle time	thprwc	52	-	66	-	ns	
Data output hold time	tonc	5	_	5	_	ns	
OE to CAS hold time	tосн	5	_	5	_	ns	3
OE precharge time	toep	5	_	5	_	ns	
Output buffer turn-off delay from WE	twez	0	10	0	13	ns	4,5
WE pulse width	twpz	7	_	10	_	ns	5
Output buffer turn-off delay from RAS	tofr	0	10	0	13	ns	4,5
Output buffer turn-off delay from CAS	torc	0	10	0	13	ns	4,5

**Notes 1.** the (MIN.) is applied to  $\overline{CAS}$  access.

2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwb ≥ trwb (MIN.), tcwb ≥ tcwb (MIN.), tawb ≥ tawb (MIN.) and tcpwb ≥ tcpwb (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**3.** WE: inactive (in read cycle)

CAS: inactive, OE: active ..... tcho is effective.

CAS, OE: active ..... toch is effective.

- **4.** tofc (MAX.), tofk (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to VoH or VoL.
- **5.** To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
  - (1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active

torc is effective when  $\overline{RAS}$  is inactivated before  $\overline{CAS}$  is inactivated.

tofR is effective when  $\overline{CAS}$  is inactivated before  $\overline{RAS}$  is inactivated.

The slower of torc and tork becomes effective.

(2) Both  $\overline{RAS}$  and  $\overline{CAS}$  are active or either  $\overline{RAS}$  or  $\overline{CAS}$  is active (in read cycle)

WE, OE: inactive ..... toez is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met ..... twez and twpz are effective.

The faster of toez and twez becomes effective.

The faster of (1) and (2) becomes effective.



## Refresh Cycle


Parameter		trac = 50 ns		trac = 60 ns		1.121	Nata
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	Unit	Note
CAS setup time	tcsr	5	_	5	_	ns	
CAS hold time (CAS before RAS refresh)	tchr	10	-	10	_	ns	
RAS precharge CAS hold time	<b>t</b> RPC	5	-	5	_	ns	
RAS pulse width (CAS befoe RAS self refresh)	trass	100	-	100	-	μs	1
RAS precharge time (CAS before RAS self refresh)	trps	90	-	110	_	ns	1
CAS hold time (CAS before RAS self refresh)	tcнs	-50	_	-50	_	ns	1
WE setup time	twsr	10	_	10	-	ns	
WE hold time	twhr	15	_	15	_	ns	

Note 1. This specification is applied only to the  $\mu$ PD42S65405.

15




## **Read Cycle**






## **Early Write Cycle**




Remark OE: Don't care



## **Late Write Cycle**




## **Read Modify Write Cycle**






## Hyper Page Mode (EDO) Read Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.


## Hyper Page Mode (EDO) Read Cycle (WE Control)



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.




## Hyper Page Mode (EDO) Read Cycle (OE Control)



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

## Hyper Page Mode (EDO) Early Write Cycle




## Remarks 1. OE: Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.




## Hyper Page Mode (EDO) Late Write Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.


## Hyper Page Mode (EDO) Read Modify Write Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.




## Hyper Page Mode (EDO) Read and Write Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

#### ★ CAS Before RAS Self Refresh Cycle (Only for the µPD42S65405)



Remark Address, OE: Don't care I/O: Hi-Z

#### Cautions on Use of CAS Before RAS Self Refresh

 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh can be used independently when used in combination with distributed  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh; However, when used in combination with burst  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  long refresh or with long  $\overline{\text{RAS}}$  only refresh (both distributed and burst), the following cautions must be observed.


- (1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh
  When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please
  perform CAS before RAS refresh 4,096 times within a 64 ms interval just before and after setting CAS before
  RAS self refresh.
- (2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

  When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.
- (3) If trass (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles (tras < 100 μs), CAS before RAS refresh cycles will be executed one time.</p>
  If 10 μs < tras < 100 μs, RAS precharge time for CAS before RAS self refresh (trans) is applied.</p>
  And refresh cycles (4,096/128 ms) should be met.

For details, please refer to How to use DRAM User's Manual.




## CAS Before RAS Refresh Cycle



Remark Address, OE: Don't care I/O: Hi-Z


## **RAS** Only Refresh Cycle



Remark WE, OE: Don't care I/O: Hi-Z




## Hidden Refresh Cycle (Read)






## Hidden Refresh Cycle (Write)




Remark OE: Don't care


## **Package Drawings**

## 32PIN PLASTIC TSOP(II) (400 mil)









detail of lead end

#### NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	21.17 MAX.	0.834 MAX.
В	1.075 MAX.	0.043 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017±0.003
Е	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
Н	11.76±0.2	0.463±0.008
ı	10.16±0.1	0.400±0.004
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
К	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020+0.004
М	0.21	0.009
N	0.10	0.004
Р	3°+7° -3°	3°+7°


S32G5-50-7JD2



## 32 PIN PLASTIC SOJ (400 mil)







P32LE-400A

## NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
В	21.06±0.2	0.829±0.008
С	10.16	0.400
D	11.18±0.2	0.440±0.008
Е	1.005±0.1	0.040+0.004
F	0.74	0.029
G	3.5±0.2	0.138±0.008
Н	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±0.10	0.016+0.004
N	0.12	0.005
Р	9.4±0.20	0.370±0.008
Q	0.1	0.004
Т	R 0.85	R 0.033
U	0.20+0.10	0.008+0.004



## **★** Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4264405, 42S65405, 4265405.

## **Types of Surface Mount Device**

 $\mu$ PD4264405G5-7JD, 42S65405G5-7JD, 4265405G5-7JD: 32-pin plastic TSOP (II) (400 mil)  $\mu$ PD4264405LE, 42S65405LE, 4265405LE: 32-pin plastic SOJ (400 mil)

[MEMO]

## NOTES FOR CMOS DEVICES -

## 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.