

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™

IDT5V993A NRND

FEATURES:

- · Ref input is 5V tolerant
- · 3 pairs of programmable skew outputs
- · Low skew: 200ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- · Synchronous output enable
- Output frequency: 3.75MHz to 85MHz
- 2x, 4x, 1/2, and 1/4 outputs
- · 3 skew grades:

IDT5V993A-2: tskewo<250ps IDT5V993A-5: tskewo<500ps IDT5V993A-7: tskewo<750ps

- · 3-level inputs for skew and PLL range control
- · PLL bypass for DC testing
- · External feedback, internal loop filter
- · 12mA balanced drive outputs
- · Low Jitter: <200ps peak-to-peak
- Available in QSOP package
- · Not Recommended for New Design


DESCRIPTION:

The IDT5V993A is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V993A has six programmable skew outputs and two zero skew outputs. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.

When the GND/sOE pin is held low, all the outputs are synchronously enabled. However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.

Furthermore, when the VCCQ/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When VCCQ/PE is held low, all the outputs are synchronized with the negative edge of REF. Both devices have LVTTL outputs with 12mA balanced drive outputs.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

JULY 2012

PIN CONFIGURATION



TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
	Supply Voltage to Ground	–0.5 to +7	٧
Vı	DC Input Voltage	-0.5 to Vcc+0.5	٧
	REF Input Voltage	-0.5 to +5.5	٧
	Maximum Power Dissipation (TA = 85°C)	0.66	W
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

CAPACITANCE(TA = +25°C, f = 1MHz, Vin = 0V)

Parameter	Description	Тур.	Max.	Unit
CIN	Input Capacitance	4	6	pF

NOTE:

Capacitance applies to all inputs except TEST and FS. It is characterized but not production tested.

PIN DESCRIPTION

PIN DES	OIXII I	
Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST (1)	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control
		Summary Table) remain in effect. Set LOW for normal operation.
GND/ soE ⁽¹⁾	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Qo and 3Q1) in a LOW state - 3Qo and 3Q1 may be used
		as the feedback signal to maintain phase lock. When TEST is held at MID level and GND/ soE is HIGH, the nF[1:0] pins act as output
		disable controls for individual banks when nF[1:0] = LL. Set GND/soe LOW for normal operation.
Vccq/PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of
		the reference clock.
nF[1:0]	IN	3-level inputs for selecting 1 of 9 skew taps or frequency functions
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. (See PLL Programmable Skew Range.)
nQ[1:0]	OUT	Three output banks of two outputs with programmable skew (1Q:3Q), and 4Q output has fixed zero skew outputs.
Vccn	PWR	Power supply for output buffers
Vccq	PWR	Power supply for phase locked loop and other internal circuitry
GND	PWR	Ground

NOTE:

1. When TEST = MID and GND/soE = HIGH, PLL remains active.

PROGRAMMABLE SKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit tu which is of the order of a nanosecond (see PLL Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen

by the nF1:0 control pins. In order to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.

EXTERNAL FEEDBACK

By providing external feedback, the IDT5V993A gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

	FS = LOW	FS = MID	FS = HIGH	Comments
Timing Unit Calculation (t∪)	1/(44 x Fnom)	1/(26 х Fnом)	1/(16 х Fnом)	
VCO Frequency Range (FNOM) ^(1,2)	15 to 35MHz	25 to 60MHz	40 to 85 MHz	
Skew Adjustment Range ⁽³⁾				
Max Adjustment:	±9.09ns	±9.23ns	±9.38ns	ns
	±49°	±83°	±135°	Phase Degrees
	±14%	±23%	±37%	% of Cycle Time
Example 1, FNOM = 15MHz	t∪ = 1.52ns	_	_	
Example 2, FNOM = 25MHz	t∪ = 0.91ns	t∪ = 1.54ns	_	
Example 3, FNOM = 30MHz	t∪ = 0.76ns	t∪ = 1.28ns	_	
Example 4, FNOM = 40MHz	_	t∪ = 0.96ns	t∪ = 1.56ns	
Example 5, FNOM = 50MHz	_	t∪ = 0.77ns	t∪ = 1.25ns	
Example 6, FNOM = 80MHz	_	_	t∪ = 0.78ns	

NOTES:

- 1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the appropriate FS value based on input frequency range allows the PLL to operate in its 'sweet spot' where jitter is lowest.
- 2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency when the part is configured for a frequency multiplication by using a divided output as the FB input.
- 3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4tu skewed output is used for feedback, all other outputs will be skewed —4tu in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6tu skew adjustment is possible and at the lowest FNOM value.

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)
LL ⁽¹⁾	−4t∪	Divide by 2
LM	–3t∪	–6t∪
LH	–2t∪	–4t∪
ML	−1tu	–2t∪
MM	Zero Skew	Zero Skew
MH	1tu	2t∪
HL	2tu	4t∪
НМ	3t∪	6t∪
НН	4tu	Divide by 4

NOTE:

1. LL disables outputs if TEST = MID and GND/soe = HIGH.

RECOMMENDED OPERATING RANGE

		IDT5V99 (Indu	93A-5, -7 strial)	IDT5V ^o (Comn		
Symbol	Description	Min.	Max.	Min.	Max.	Unit
Vcc	Power Supply Voltage	3	3.6	3	3.6	V
TA	Ambient Operating Temperature	-40	+85	0	+70	°C

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditions		Min.	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH (REF	2	_	V	
VIL	Input LOW Voltage	Guaranteed Logic LOW (REF	, FB Inputs Only)	_	0.8	V
VIHH	Input HIGH Voltage ⁽¹⁾	3-Level Inputs Only		Vcc-0.6	_	V
VIMM	Input MID Voltage ⁽¹⁾	3-Level Inputs Only		Vcc/2-0.3	Vcc/2+0.3	V
VILL	Input LOW Voltage ⁽¹⁾	3-Level Inputs Only	3-Level Inputs Only			V
lin	Input Leakage Current	Vin = Vcc or GND	VIN = Vcc or GND			μA
	(REF, FB Inputs Only)	Vcc = Max.	Vcc = Max.			
		VIN = Vcc	Vin = Vcc HIGH Level		±200	
l3	3-Level Input DC Current (TEST, FS)	Vin = Vcc/2	MID Level	_	±50	μΑ
		Vin = GND	LOW Level	_	±200	
lpu	Input Pull-Up Current (Vccq/PE)	Vcc = Max., Vin = GND	Vcc = Max., Vin = GND			μΑ
IPD	Input Pull-Down Current (GND/sOE)	Vcc = Max., Vin = Vcc	_	±100	μΑ	
Voн	Output HIGH Voltage	Vcc = Min., Iон = —12mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 12mA		_	0.55	V

NOTE:

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ. ⁽²⁾	Max.	Unit
Iccq	Quiescent Power Supply Current	Vcc = Max., TEST = MID, REF = LOW,	8	25	mA
		VCC/PE = LOW, GND/soe = LOW,			
		All outputs unloaded			
ΔΙCC	Power Supply Current per Input HIGH	Vcc = Max., Vin = 3V	1	30	μΑ
ICCD	Dynamic Power Supply Current per Output	Vcc = Max., CL = 0pF	55	90	μA/MHz
Ітот	Total Power Supply Current	$Vcc = 3.3V$, $Fref = 20MHz$, $CL = 160pF^{(1)}$	29	_	
		Vcc = 3.3V, Fref = 33MHz, CL = 160pF ⁽¹⁾	42	_	mA
		$Vcc = 3.3V$, $Fref = 66MHz$, $CL = 160pF^{(1)}$	76	_	

NOTE:

^{1.} These inputs are normally wired to Vcc, GND, or unconnected. Internal termination resistors bias unconnected inputs to Vcc/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

^{1.} For eight outputs, each loaded with 20pF.

INPUT TIMING REQUIREMENTS

Symbol	Description (1)	Min.	Max.	Unit
tr, tr	Maximum input rise and fall times, 0.8V to 2V		10	ns/V
tpwc	Input clock pulse, HIGH or LOW	3	_	ns
Dн	Input duty cycle	10	90	%
Ref	Reference Clock Input	3.75	85	MHz

NOTE:

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			IDT5V993A-2		IC	IDT5V993A-5		IDT5V993A-7				
Symbol	Parameter		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
FNOM	VCO Frequency Range				See F	PLL Progra	ammable S	Skew Rang	e and Re	solution 7	Table	
trpwh	REF Pulse Width HIGH(11)		3	_	_	3	_	_	3	_	_	ns
trpwl	REF Pulse Width LOW(11)		3	_	_	3	_	_	3	_	_	ns
tu	Programmable Skew Time Unit			•	•	See	Control S	ummary Ta	able			•
tskewpr	Zero Output Matched-Pair Skew	v (xQ0, xQ1) ^(1,2,3)	_	0.05	0.2	_	0.1	0.25	_	0.1	0.25	ns
tskew0	Zero Output Skew (All Outputs)	(1,4)	_	0.1	0.25	_	0.25	0.5	_	0.3	0.75	ns
tskew1	Output Skew		_	0.25	0.5	_	0.6	0.7	_	0.6	1	ns
	(Rise-Rise, Fall-Fall, Same Clas	ss Outputs)(1,6)										
tskew2	Output Skew		_	0.3	1.2	_	0.5	1.2	_	1	1.5	ns
	(Rise-Fall, Divided-Divided)(1,6)											
tskew3	Output Skew		_	0.25	0.5	_	0.5	0.7	_	0.7	1.2	ns
	(Rise-Rise, Fall-Fall, Different C	class Outputs)(1,6)										
tskew4	Output Skew		_	0.5	0.9	_	0.5	1	_	1.2	1.7	ns
	(Rise-Fall, Nominal-Divided)(1,2)											
tDEV	Device-to-Device Skew ^(1,2,7)		_	_	0.75	_	_	1.25	_	_	1.65	ns
tPD	REF Input to FB Propagation De	elay ^(1,9)	-0.25	0	0.25	-0.5	0	0.5	-0.7	0	0.7	ns
todcv	Output Duty Cycle Variation from	m 50% ⁽¹⁾	-1.2	0	1.2	-1.2	0	1.2	-1.2	0	1.2	ns
tpwh	Output HIGH Time Deviation fro	om 50% ^(1,10)	_	_	2	_	_	2.5	_	_	3	ns
tpwL	Output LOW Time Deviation from 50% ^(1,11)		_	_	1.5	_	_	3	_	_	3.5	ns
torise	Output Rise Time ⁽¹⁾		0.15	1	1.2	0.15	1	1.8	0.15	1.5	2.5	ns
tofall	Output Fall Time ⁽¹⁾		0.15	1	1.2	0.15	1	1.8	0.15	1.5	2.5	ns
tLOCK	PLL Lock Time ^(1,8)		_	_	0.5	_	_	0.5	_	_	0.5	ms
tJR	Cycle-to-Cycle Output Jitter(1)	RMS		_	25	_	_	25	_	_	25	ps
		Peak-to-Peak		_	200			200			200	


NOTES:

- 1. All timing and jitter tolerances apply for FNOM ≥ 25MHz.
- 2. Skew is the time between the earliest and the latest output transition among all outputs for which the same to delay has been selected when all are loaded with the specified load.
- 3. tskewpr is the skew between a pair of outputs (xQo and xQ1) when all eight outputs are selected for 0tu.
- 4. tskewo is the skew between outputs when they are selected for 0tu.
- 5. For IDT5V993A-2 tskewo is measured with CL = 0pF; for CL = 20pF, tskewo = 0.35ns Max.
- 6. There are 2 classes of outputs: Nominal (multiple of tu delay), and Divided (3Qx only in Divide-by-2 or Divide-by-4 mode).
- 7. tdev is the output-to-output skew between any two devices operating under the same conditions (Vcc, ambient temperature, air flow, etc.)
- 8. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after Vcc is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpb is within specified limits.
- 9. tpd is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.
- 10. Measured at 2V.
- 11. Measured at 0.8V.


^{1.} Where pulse width implied by DH is less than tPwc limit, tPwc limit applies.

AC TEST LOADS AND WAVEFORMS






LVTTL Output Waveform



LVTTL Input Test Waveform

AC TIMING DIAGRAM



NOTES:

The AC Timing Diagram applies to Vcco/PE=Vcc. For Vcco/PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge Vccq/PE:

of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.

The time between the earliest and the latest output transition among all outputs for which the same to delay has been selected when all are loaded with 20pF and terminated with Skew:

75 Ω to Vcc/2.

The skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tu. tskewpr:

The skew between outputs when they are selected for $0t \cup 1$ tskewo:

tDEV: The output-to-output skew between any two devices operating under the same conditions (Vcc, ambient temperature, air flow, etc.)

topcv: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tskew2 and tskew4 specifications.

tpwh is measured at 2V.


tPWL is measured at 0.8V.

torise and tofall are measured between 0.8V and 2V.

The time that is required before synchronization is achieved. This specification is valid only after Vcc is stable and within normal operating limits. This parameter is measured from tLOCK:

the application of a new signal or frequency at REF or FB until tPD is within specified limits.

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: clockhelp@idt.com