

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

JANUARY 2007

GENERAL DESCRIPTION

The XRT86VL34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R^3 technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL34 provides protection from power failures and hot swapping.


The XRT86VL34 contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.

Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

The XRT86VL34 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

Applications and Features (next page)





QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- Four independent, full duplex DS1 Tx and Rx Framer/LIUs
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 4-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers per channel for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Alarm Indication Signal with Customer Installation signature (AIS-CI)
- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- PRBS, QRSS, and Network Loop Code generation and detection
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- Each framer block encodes and decodes the T1/E1/J1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core
- 3.3V CMOS operation with 5V tolerant inputs
- 225-pin PBGA package with -40°C to +85°C operation

ORDERING INFORMATION

PART NUMBER	Package	OPERATING TEMPERATURE RANGE
XRT86VL34IB	225 Plastic Ball Grid Array	-40°C to +85°C

XRT86VL34 QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION LIST OF PARAGRAPHS

N DESCRIPTIONS	
ľ	N DESCRIPTIONS



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

LIST OF TABLES

4
4 6
6
41
49
50
50
51
51
52
53
54
55
56
57
58



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

LIST OF FIGURES

Figure 1.: XRT86VL34 4-channel DS1 (T1/E1/J1) Framer/LIU Combo	1
Figure 2.: Framer System Transmit Timing Diagram (Base Rate/Non-Mux)	42
Figure 3.: Framer System Receive Timing Diagram (RxSERCLK as an Output)	43
Figure 4.: Framer System Receive Timing Diagram (RxSERCLK as an Input)	44
Figure 5.: Framer System Transmit Timing Diagram (HMVIP and H100 Mode)	45
Figure 6.: Framer System Receive Timing Diagram (HMVIP/H100 Mode)	46
Figure 7.: Framer System Transmit Overhead Timing Diagram	47
Figure 8.: Framer System Receive Overhead Timing Diagram (RxSERCLK as an Output)	48
Figure 9.: Framer System Receive Overhead Timing Diagram (RxSERCLK as an Input)	48
Figure 10.: ITU G.703 Pulse Template	52
Figure 11.: DSX-1 Pulse Template (normalized amplitude)	53
Figure 12.: Intel µP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Not Tied 'HIGH	4' 55
Figure 13.: Intel µP Interface Timing During Programmed I/O Read and Write Operations When ALE Is Tied 'HIGH'	56
Figure 14.: Motorola Asychronous Mode Interface Signals During Programmed I/O Read and Write Operations	57
Figure 15.: Power PC 403 Interface Signals During Programmed I/O Read and Write Operations	58



XRT86VL34

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TABLE 1: LIST BY PIN NUMBER		
ΡιΝ	PIN NAME	
A1	GNDPLL	
A2	AVDD18	
A3	E1MCLKnOUT	
A4	MCLKIN	
A5	VSS	
A6	TRST	
A7	RXSERCLK0	
A8	RXCHCLK0	
A9	RXOHCLK0	
A10	TXMSYNC0	
A11	TXOHCLK0	
A12	TXSERCLK0	
A13	TXCHCLK0	
A14	TXCHN0_3	
A15	RXSER1	
A16	RXCHCLK1	
A17	RXCHN1_2	
A18	RXSYNC1	
B1	VDDPLL18	
B2	JTAG_Ring	
B3	AGND	
B4	T1MCLKnOUT	
B5	aTESTMODE	
B6	TDI	
B7	RXLOS0	
B8	DVDD18	
B9	RXCHN0_2	
B10	RXCHN0_4	
B11	TESTMODE	
B12	TXCHN0_0	
B13	TXCHN0_2	
B14	VSS	

Pin	PIN NAME
B15	RXCHN1_1
B16	RXOH1
B17	RXCASYNC1
B18	TXSYNC1
C1	GNDPLL
C2	VDDPLL18
C3	JTAG_Tip
C4	DVDD18
C5	DGND
C6	TMS
C7	TCLK
C8	RXCRCSYNC0
C9	RXCHN0_1
C10	RXCHN0_3
C11	RXOH0
C12	TXOH0
C13	RXCRCSYNC1
C14	TXCHN0_4
C15	TXCHCLK1
C16	VSS
C17	TXMSYNC1
C18	RXLOS1
D1	GNDPLL
D2	VDDPLL18
D3	VDDPLL18
D4	GNDPLL
D5	TDO
D6	RXSER0
D7	RXCHN0_0
D8	RXSYNC0
D9	TXSYNC0
D10	RXCASYNC0
D11	TXSER0
D12	TXCHN0_1

ΡιΝ	PIN NAME
D13	RXSERCLK1
D14	RXCHN1_0
D15	RXSERCLK2
D16	VDD
D17	RXOHCLK1
D18	RXCHN1_3
E1	RTIP0
E2	RGND0
E3	RVDD0
E4	TTIP0
E5	ANALOG
E15	TXOHCLK1
E16	TXSER1
E17	RXCHN1_4
E18	TXSERCLK1
F1	RRING0
F2	TGND0
F3	TVDD0
F4	TRING0
F15	TXOH1
F16	TXCHN1_0
F17	TXCHN1_1
F18	RXSYNC2
G1	RTIP1
G2	RGND1
G3	RVDD1
G4	TTIP1
G15	RXCHN2_1
G16	RXLOS2
G17	TXCHN1_2
G18	TXCHN1_3
H1	RRING1
H2	TGND1
H3	TVDD1

Pin	PIN NAME
H4	TRING1
H15	RXCASYNC2
H16	RXCHN2_0
H17	RXCHCLK2
H18	TXCHN1_4
J1	RTIP2
J2	RGND2
J3	RVDD2
J4	TTIP2
J15	TXSERCLK2
J16	DVDD18
J17	RXCRCSYNC2
J18	RXSER2
K1	RRING2
K2	TGND2
K3	TVDD2
K4	TRING2
K15	RXOH2
K16	RXCHN2_4
K17	RXOHCLK2
K18	RXCHN2_2
L1	RTIP3
L2	RGND3
L3	RVDD3
L4	TTIP3
L15	TXSYNC2
L16	RXCHN2_3
L17	TXMSYNC2
L18	TXSER2
M1	RRING3
M2	TGND3
M3	TVDD3
M4	TRING3
M15	VSS



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

ΡιΝ	PIN NAME	ΡιΝ	PIN NAME	ΡιΝ
M16	VSS	R16	RXOHCLK3	U14
M17	TXCHN2_1	R17	RXCRCSYNC3	U15
M18	TXCHN2_0	R18	RXCHN3_0	U16
N1	TxON	T1	fADDR	U17
N2	LOP	T2	ACK0	U18
N3	RXTSEL	Т3	RDY	V1
N4	8KEXTOSC	T4	DATA0	V2
N15	TXCHN2_4	T5	VSS	V3
N16	TXCHN2_3	Т6	ADDR3	V4
N17	TXCHCLK2	T7	ADDR7	V5
N18	TXOHCLK2	Т8	PTYPE2	V6
P1	RESET	Т9	VDD	V7
P2	E1OSCCLK	T10	DATA4	V8
P3	VDD	T11	TXCHN3_4	V9
P4	T1OSCCLK	T12	TXCHN3_2	V10
P15	TXOH2	T13	TXCHN3_0	V11
P16	RXSYNC3	T14	RXCHN3_3	V12
P17	RXCHNCLK3	T15	RXCHN3_2	V13
P18	RXOH3	T16	TXCHN2_2	V14
R1	REQ0	T17	RXSERCLK3	V15
R2	8KSYNC	T18	RXCASYNC3	V16
R3	REQ1	U1	iADDR	V17
R4	VSS	U2	ACK1	V18
R5	ADDR2	U3	DATA1	
R6	ADDR6	U4	DBEN	
R7	ADDR10	U5	ADDR0	
R8	INT	U6	ADDR4	
R9	ADDR11	U7	DVDD18	
R10	ADDR12	U8	ALE	
R11	DATA7	U9	ADDR9	
R12	TXMSYNC3	U10	BLAST	
R13	DVDD18	U11	DATA6	
R14	ТХОН3	U12	TXCHN3_3	
R15	VDD	U13	TXCHN3_1	

U14	RXCHN3_4	
U15	TXSYNC3	
U16	VSS	
U17	RXSER3	
U18	RLOS3	
V1	PCLK	
V2	PTYPE0	
V3	RD	
V4	PTYPE1	
V5	ADDR1	
V6	ADDR5	
V7	ADDR8	
V8	DATA2	
V9	DATA3	
V10	DATA5	
V11	ADDR13	
V12	WR	
V13	CS	
V14	TXSER3	
V15	TXSERCLK3	
V16	TXOHCLK3	
V17	TXCHCLK3	
V18	RXCHN3_1	

PIN NAME



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

1.0 PIN DESCRIPTIONS

There are five types of pins defined throughout this pin description and the corresponding symbol is presented in table below. The per-channel pin is indicated by the channel number or the letter 'n' which is appended at the end of the signal name, for example, TxSERn, where "n" indicates channels 0 to 3. All output pins are "tri-stated" upon hardware RESET

TABLE 2:

Symbol	PIN TYPE
I	Input
0	Output
I/O	Bidirectional
GND	Ground
PWR	Power

The structure of the pin description is divided into twelve groups, as presented in the table below			
The structure of the hin description is divided into tweive droups, as presented in the table below.	The states of the states	a sha a substitute ba shiribaha shirata tata ka sa susay	wa an wwana with all the table balance
	I DO STRUCTURO OT TOO DIR		

SECTION	PAGE NUMBER
Transmit System Side Interface	page 7
Transmit Overhead Interface	page 15
Receive Overhead Interface	page 17
Receive System Side Interface	page 18
Receive Line Interface	page 26
Transmit Line Interface	page 28
Timing Interface	page 28
JTAG Interface	page 30
Microprocessor Interface	page 31
Power Pins (3.3V)	page 39
Power Pins (1.8V)	page 39
Ground Pins	page 40

TABLE 3: PIN DESCRIPTION STRUCTURE

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSER0/ TxPOS0	D11	I	-	Transmit Serial Data Input (TxSERn)/Transmit Positive Digital Input (TxPOSn):
TxSER1/ TxPOS1	E16			The exact function of these pins depends on the mode of operation selected, as described below.
TxSER2/	L18			DS1/E1 Mode - TxSERn
TxPOS2 TxSER3/ TxPOS3	V14			These pins function as the transmit serial data input on the system side interface, which are latched on the rising edge of the TxSER-CLKn pin. Any payload data applied to this pin will be inserted into an
110055				outbound DS1/E1 frame and output to the line. In DS1 mode, the framing alignment bits, facility data link bits, CRC-6 bits, and signaling information can also be inserted from this input pin if configured appropriately. In E1 mode, all data intended to be transported via Time Slots 1 through 15 and Time slots 17 through 31 must be applied to this input pin. Data intended for Time Slots 0 and 16 can also be applied to this input pin If configured accordingly.
				DS1 or E1 High-Speed Multiplexed Mode* - TxSERn
				In this mode, these pins are used as the high-speed multiplexed data input pin on the system side. High-speed multiplexed data of chan- nels 0-3 must be applied to TxSER0 in a byte or bit-interleaved way. The framer latches in the multiplexed data on TxSER0 using TxM- SYNC/TxINCLK and demultiplexes this data into 4 serial streams. The LIU block will then output the data to the line interface using TxSERCLKn.
				DS1 or E1 Framer Bypass Mode - TxPOSn
				In this mode, TxSERn is used for the positive digital input pin (TxPOSn) to the LIU.
				Note:
				 *High-speed multiplexed modes include (For T1/E1) 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
				 In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
				3. These 8 pins are internally pulled "High" for each channel.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSERCLK0/	A12	I/O	12	Transmit Serial Clock (TxSERCLKn)/Transmit Line Clock
TxLINECLK0				(TxSERCLKn):
TxSERCLK1/ TxLINECLK1	E18			The exact function of these pins depends on the mode of operation selected, as described below.
TxSERCLK2/	J15			In Base-Rate Mode (1.544MHz/2.048MHz) - TxSERCLKn:
TxLINECLK2 TxSERCLK3/ TxLINECLK3	V15			This clock signal is used by the transmit serial interface to latch the contents on the TxSERn pins into the T1/E1 framer on the rising edge of TxSERCLKn. These pins can be configured as input or output as described below.
				When TxSERCLKn is configured as Input:
				These pins will be inputs if the TxSERCLK is chosen as the timing source for the transmit framer. Users must provide a 1.544MHz clock rate to this input pin for T1 mode of operation, and 2.048MHz clock rate in E1 mode.
				When TxSERCLKn is configured as Output:
				These pins will be outputs if either the recovered line clock or the MCLK PLL is chosen as the timing source for the T1/E1 transmit framer. The transmit framer will output a 1.544MHz clock rate in T1 mode of operation, and a 2.048MHz clock rate in E1 mode.
				DS1/E1 High-Speed Backplane Modes* - TxSERCLKn as INPUT ONLY
				In this mode, TxSERCLK is an optional clock signal input which is used as the timing source for the transmit line interface, and is only required if TxSERCLK is chosen as the timing source for the transmit framer. If TxSERCLK is chosen as the timing source, system equip- ment should provide 1.544MHz (For T1 mode) or 2.048MHz (For E1 mode) to the TxSERCLKn pins on each channel. TxSERCLK is not required if either the recovered clock or MCLK PLL is chosen as the timing source of the device.
				High speed or multiplexed data is latched into the device using the TxMSYNC/TxINCLK high-speed clock signal.
				DS1 or E1 Framer Bypass Mode - TxLINECLKn
				In this mode, TxSERCLKn is used as the transmit line clock (TxLI- NECLK) to the LIU.
				Note: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
				Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
				Note: These 8 pins are internally pulled "High" for each channel.

EXAR Experience Our Connectivity. REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSYNC0/ TxNEG0	D9	I/O	12	Transmit Single Frame Sync Pulse (TxSYNCn) / Transmit Nega- tive Digital Input (TxNEGn):
TxSYNC1/ TxNEG1	B18			The exact function of these pins depends on the mode of operation selected, as described below.
TxSYNC2/	L15			DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TxSYNCn:
TxNEG2 TxSYNC3/ TxNEG3	U15			These TxSYNCn pins are used to indicate the single frame boundary within an outbound T1/E1 frame. In both DS1 or E1 mode, the single frame boundary repeats every 125 microseconds (8kHz).
				In DS1/E1 base rate, TxSYNCn can be configured as either input or output as described below.
				When TxSYNCn is configured as an Input:
				Users must provide a signal which must pulse "High" for one period of TxSERCLK during the first bit of an outbound DS1/E1 frame. It is imperative that the TxSYNC input signal be synchronized with the TxSERCLK input signal.
				When TxSYNCn is configured as an Output:
				The transmit T1/E1 framer will output a signal which pulses "High" for one period of TxSERCLK during the first bit of an outbound DS1/E1 frame.
				DS1/E1 High-Speed Backplane Modes* - TxSYNCn as INPUT ONLY:
				In this mode, TxSYNCn must be an input regardless of the clock source that is chosen to be the timing source for the transmit framer. In 2.048MVIP/4.096/8.192MHz high-speed modes, TxSYNCn pins must be pulsed 'High' for one period of TxSERCLK during the first bit of the outbound T1/E1 frame. In HMVIP mode, TxSYNC0 must be pulsed 'High' for 4 clock cycles of the TxMSYNC/TxINCLK signal in the position of the first two and the last two bits of a multiplexed frame. In H.100 mode, TxSYNC0 must be pulsed 'High' for 2 clock cycles of the TxMSYNC/TxINCLK signal in the position of the first and the last bit of a multiplexed frame.
				DS1 or E1 Framer Bypass Mode - TxNEGn
				In this mode, TxSYNCn is used as the negative digital input pin (TxNEG) to the LIU.
				Note: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
				Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
				Note: These 8 pins are internally pulled "Low" for each channel.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTI	ON	
A10	I/O	12		/ Transmit Input C	lock (TxIN-
C17			The exact function of these pins deper	nds on the mode of o	operation
117				2.048MHz) - TxMS\	(NCn
			In this mode, these pins are used to inc	-	
R12				ts every 3ms.	
			In DS1 SF mode, TxMSYNCn repeats	every 1.5ms.	
			.		
			-		
			ONLY)		
			• •	cy of TXINCLKU IS pr	esented in
			OPERATION MODE	TXINCLK0(MHz)	
			2.048MVIP non-multiplexed	2.048	
			4.096MHz non-multiplexed	4.096	
			8.192MHz non-multiplexed	8.192	
			12.352MHz Bit-multiplexed (DS1 ONLY)	12.352	
			16.384MHz Bit-multiplexed	16.384	
			16.384 HMVIP Byte-multiplexed	16.384	
			16.384 H.100 Byte-multiplexed	16.384	
			Notes:		
			1. *High-speed backplane n	nodes include (F	or T1/E1)
				s, and (⊢or I1 only)	12.352MHz
			·	ne DS-0 data is man	ned into an
					-
	A10	A10 I/O C17 L17	BALL# TYPE DRIVE(MA) A10 I/O 12 C17 I/O 12 L17 I/O I/O	BALL# TYPE DRIVE(MA) DESCRIPTI A10 I/O 12 Multiframe Sync Pulse (TxMSYNCn) CLKn) C17 The exact function of these pins depense selected, as described below. L17 DS1/E1 Base Rate Mode (1.544MHz/ In this mode, these pins are used to inc within an outbound DS1/E1 frame. R12 In DS1 ESF mode, TxMSYNCn repeats In DS1 SF mode, TxMSYNCn repeats ever If TxMSYNCn is configured as an inpu "High" for one period of TxSERCLK du DS1/E1 multi-frame. It is imperative th be synchronized with the TxSERCLK du DS1/E1 High-Speed Backplane Mod ONLY) In this mode, TxINCLKO must be used pin for the backplane interface to latch data on the TxSER pin. The frequence the table below. OPERATION MODE 2.048MVIP non-multiplexed 8.192MHz non-multiplexed 12.352MHz Bit-multiplexed 16.384 HMVIP Byte-multiplexed 16.384 HMVIP Byte-multiplexed 16.384 HI.00 Byte-multiplexed 16.384 HI.00 Byte-multiplexed 16.384 HI.00 Byte-multiplexed 2.048MVIP, 4.096MHz, 8.3 H 1000 Bit-multiplexed modes 8.1-multiplexed mode. 2. In DS1 high-speed backplane no	BALL# TYPE DRIVE(MA) DESCRIPTION A10 I/O 12 Multiframe Sync Pulse (TXMSYNCn) / Transmit Input C CLKn) C17 The exact function of these pins depends on the mode of or selected, as described below. L17 DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TXMSYN R12 DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TXMSYN R12 In bin smode, these pins are used to indicate the multi-frame. In DS1 ESF mode, TXMSYNCn repeats every 3ms. In DS1 ESF mode, TXMSYNCn repeats every 1.5ms. In E1 mode, TXMSYNCn repeats every 2ms. If TXMSYNCn is configured as an input, TXMSYNCn must "High" for one period of TxSERCLK during the first bit of ar DS1/E1 multi-frame. It is imperative that the TXMSYNC fright for on TxSERCLK during the first bit of an OD5/1/E1 math DS1/E1 MULT-frameWill output and pulse TXMSYNC 'High' for on TxSERCLK during the first bit of an OD5/1/E1 frame DS1/E1 High-Speed Backplane Modes* - (TXINCLK0 is prithe table below. VIV) In this mode, TXINCLK0 must be used as the high-speed or m data on the TXSERn pin. The frequency of TXINCLK0 is prithe table below. VINCLK0(MHz) 2.048MVIP non-multiplexed 4.096 8.192/12.352 12.352MHz Bit-multiplexed 16.384 16.384 16.384 H100 Byte-multiplexed 16.384 16.384 H100 Byte-multiplex

EXAR Experience Our Connectivity. REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxCHCLK0	A13	0	8	Transmit Channel Clock Output Signal (TxCHCLKn):
TxCHCLK1	C15			The exact function of this pin depends on whether or not the transmit
TxCHCLK2	N17			framer enables the transmit fractional/signaling interface to input frac-
TxCHCLK3	V17			tional data, as described below.
				If transmit fractional/signaling interface is disabled:
				This pin indicates the boundary of each time slot of an outbound DS1/ E1 frame. In T1 mode, each of these output pins is a 192kHz clock which pulses "High" during the LSB of each 24 time slots. In E1 mode, each of these output pins is a 256kHz clock which pulses "High" dur- ing the LSB of each 32 time slots. The Terminal Equipment can use this clock signal to sample the TxCHN0 through TxCHN4 time slot identifier pins to determine which time slot is being processed.
				If transmit fractional/signaling interface is enabled:
				TxCHCLKn is the fractional interface clock which either outputs a clock signal for the time slot that has been configured to input fractional data, or outputs an enable signal for the fractional time slot so that fractional data can be clocked into the device using the TxSER-CLK pin.
				Note: Transmit fractional interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to '1'.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxCHN0_0/ TxSIG0	B12	I/O	8	Transmit Time Slot Octet Identifier Output 0 (TxCHNn_0) / Trans- mit Serial Signaling Input (TxSIGn):
TxCHN1_0/ TxSIG1	F16			The exact function of these pins depends on whether or not the trans- mit framer enables the transmit fractional/signaling interface, as described below:
TxCHN2_0/	M18			If transmit fractional/signaling interface is disabled - TxCHNn_0:
TxSIG2 TxCHN3_0/ TxSIG3	T13			These output pins (TxCHNn_4 through TxCHNn_0) reflect the five-bit binary value of the current time slot being processed by the transmit serial interface. Terminal Equipment can use the TxCHCLK to sample the five output pins of each channel in order to identify the time slot being processed. This pin indicates the Least Significant Bit (LSB) of the time slot channel being processed.
				If transmit fractional/signaling interface is enabled - TxSIGn:
				These pins can be used to input robbed-bit signaling data to be inserted within an outbound DS1 frame or to input Channel Associated Signaling (CAS) data within an outbound E1 frame, as described below.
				T1 Mode: Signaling data (A,B,C,D) of each channel must be provided on bit 4,5,6,7 of each time slot on the TxSIG pin if 16-code signaling is used. If 4-code signaling is selected, signaling data (A,B) of each channel must be provided on bit 4, 5 of each time slot on the TxSIG pin. If 2-code signaling is selected, signaling data (A) of each channel must be provided on bit 4 of each time slot on the TxSIG pin.
				E1 Mode: Signaling data in E1 mode can be provided on the TxSIGn pins on a time-slot-basis as in T1 mode, or it can be provided on time slot 16 only via the TxSIGn input pins. In the latter case, signaling data (A,B,C,D) of channel 1 and channel 17 must be inserted on the TxSIGn pin during time slot 16 of frame 1, signaling data (A,B,C,D) of channel 2 and channel 18 must be inserted on the TxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) must be inserted on the TxSIGn pin during time slot 16 of frame 0.
				Note: Transmit fractional interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to '1'.
				Note: These 8 pins are internally pulled "Low" for each channel.

EXAR Experience Our Connectivity. REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxCHN0_1/ TxFrTD0 TxCHN1_1/ TxFrTD1 TxCHN2_1/ TxFrTD2 TxCHN3_1/ TxFrTD3	D12 F17 M17 U13	I/O	8	 Transmit Time Slot Octet Identifier Output 1 (TxCHNn_1) / Transmit Serial Fractional Input (TxFrTDn): The exact function of these pins depends on whether or not the transmit framer enables the transmit fractional/signaling interface, as described below: If transmit fractional/signaling interface is disabled - TxCHNn_1 These output signals (TxCHNn_4 through TxCHNn_0) reflect the five- bit binary value of the current time slot being processed by the transmit serial interface. Terminal Equipment can use the TxCHCLK to sample the five output pins of each channel in order to identify the time slot being processed. This pin indicates Bit 1 of the time slot channel being processed. If transmit fractional/signaling interface is enabled - TxFrTDn These pins are used as the fractional data input pins to input frac- tional DS1/E1 payload data which will be inserted within an outbound DS1/E1 frame. In this mode, terminal equipment can use either TxCHCLK or TxSERCLK to clock in fractional DS1/E1 payload data depending on the framer configuration. Notes: Transmit fractional/Signaling interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to '1'.
TxCHN0_2/ Tx32MHz0 TxCHN1_2/ Tx32MHz1 TxCHN2_2/ Tx32MHz2 TxCHN3_2/ Tx32MHz3	B13 G17 T16 T12	0	8	 These 8 pins are internally pulled "Low" for each channel. Transmit Time Slot Octet Identifier Output 2 (TxCHNn_2) / Transmit 32.678MHz Clock Output (Tx32MHZ): The exact function of these pins depends on whether or not the transmit framer enables the transmit fractional/signaling interface, as described below: If transmit fractional/signaling interface is disabled - TxCHNn_2 These output signals (TxCHNn_4 through TxCHNn_0) reflect the fivebit binary value of the current time slot being processed by the transmit serial interface. Terminal Equipment can use the TxCHCLK to sample the five output pins of each channel in order to identify the time slot being processed. If transmit fractional/signaling interface is enabled - Tx32MHz These pins are used to output a 32.678MHz clock reference which is derived from the MCLKIN input pin. Note: Transmit fractional interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to '1'.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL#	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxCHN0_3/ TxOHSYNC0	A14	0	8	Transmit Time Slot Octet Identifier Output 3 (TxCHNn_3) / Trans- mit Overhead Synchronization Pulse (TxOHSYNCn):
TxCHN1_3/ TxOHSYNC1	G18			The exact function of these pins depends on whether or not the trans- mit framer enables the transmit fractional/signaling interface, as
TxCHN2_3/ TxOHSYNC2	N16			described below: If transmit fractional/signaling interface is disabled - TxCHNn_3
TxCHN3_3/ TxOHSYNC3	U12	ο		These output signals (TxCHNn_4 through TxCHNn_0) reflect the five- bit binary value of the current time slot being processed by the trans- mit serial interface. Terminal Equipment can use the TxCHCLK to sample the five output pins of each channel in order to identify the time slot being processed. This pin indicates Bit 3 of the time slot channel being processed.
				If transmit fractional/signaling interface is enabled - TxOHSYNCn
				These pins are used to output an Overhead Synchronization Pulse which indicates the first bit of each multi-frame.
				Note: Transmit fractional interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to '1'.
TxCHN0_4 TxCHN1_4 TxCHN2_4 TxCHN3_4	C14 H18 N15 T11	0	8	Transmit Time Slot Octet Identifier Output-Bit 4 (TxCHNn_4): These output signals (TxCHNn_4 through TxCHNn_0) reflect the five- bit binary value of the current time slot being processed by the trans- mit serial interface. Terminal Equipment can use the TxCHCLK to
				sample the five output pins of each channel in order to identify the time slot being processed. This pin indicates the Most Significant Bit (MSB) of the time slot channel being processed.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



TRANSMIT OVERHEAD INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxOH0	C12	I	-	Transmit Overhead Input (TxOHn):
TxOH1 TxOH2	F15 P15			The exact function of these pins depends on the mode of oper- ation selected, as described below.
TxOH3	R14			DS1 Mode
				These pins operate as the source of Datalink bits which will be inserted into the Datalink bits within an outbound DS1 frame if the framer is configured accordingly. Datalink Equipment can provide data to this input pin using the TxOHCLKn clock at either 2kHz or 4kHz depending on the transmit datalink band- width selected.
				Note: This input pin will be disabled if the framer is using the Transmit HDLC Controller, or the TxSER input as the source for the Data Link Bits.
				E1 Mode
				These pins operate as the source of Datalink bits or Signaling bits depending on the framer configuration, as described below.
				Sourcing Datalink bits from TxOHn:
				The E1 transmit framer will output a clock edge on TxOHCLKn for each Sa bit that has been configured to carry datalink infor- mation. Terminal equipment can then use TxOHCLKn to pro- vide datalink bits on TxOHn to be inserted into the Sa bits within an outbound E1 frame.
				Sourcing Signaling bits from TxOHn:
				Users must provide signaling data on TxOHn pins on time slot 16 only. Signaling data (A,B,C,D) of channel 1 and channel 17 must be inserted on the TxOHn pin during time slot 16 of frame 1, signaling data (A,B,C,D) of channel 2 and channel 18 must be inserted on the TxOHn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) must be inserted on the TxOHn pin during time slot 16 of frame 0.
				Note: These 8 pins are internally pulled "Low" for each channel.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

TRANSMIT OVERHEAD INTERFACE

Signal Name	BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxOHCLK0	A11	0	8	Transmit OH Serial Clock Output Signal(TxOHCLKn)
TxOHCLK1	E15			This pin functions as an overhead output clock signal for the
TxOHCLK2	N18			transmit overhead interface, and its function is explained below.
TxOHCLK3	V16			DS1 Mode
				If the TxOH pins have been configured to be the source for Datalink bits, the DS1 transmit framer will provide a clock edge for each Data Link Bit. In DS1 ESF mode, the TxOHCLK can either be a 2kHz or 4kHz output signal depending on the selection of Data Link Bandwidth (Register 0xn10A).
				Data Link Equipment can provide data to the TxOHn pin on the rising edge of TxOHCLK. The framer latches the data on the falling edge of this clock signal.
				E1 Mode
				If the TxOH pins have been configured to be the source for Data Link bits, the E1 transmit framer will provide a clock edge for each National Bit (Sa bits) that has been configured to carry data link information. (Register 0xn10A)

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



RECEIVE OVERHEAD INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
RxOH0	C11	0	8	Receive Overhead Output (RxOHn):
RxOH1 RxOH2 RxOH3	B16 K15 P18			These pins function as the Receive Overhead output, or Receive Signaling Output depending on the receive framer configuration, as described below. DS1 Mode
				If the RxOH pins have been configured as the destination for the Data Link bits within an inbound DS1 frame, datalink bits will be output to the RxOHn pins at either 2kHz or 4kHz depending on the Receive datalink bandwidth selected. (Register 0xn10C).
				If configured appropriately, signaling information in the receive signaling array registers (Registers 0xn500-0xn51F) can also be output to the RxOHn output pins.
				E1 Mode
				These output pins will always output the contents of the National Bits (Sa4 through Sa8) if these Sa bits have been configured to carry Data Link information (Register 0xn10C). The Receive Overhead Output Interface will provide a clock edge on RxOHCLKn for each Sa bit carrying Data Link infor- mation. If configured appropriately, signaling information in the reactive signaling error registers (Decistors 0yr 500 0yr 515)
				receive signaling array registers (Registers 0xn500-0xn51F) can also be output to the RxOHn output pins.
RxOHCLK0 RxOHCLK1 RxOHCLK2 RxOHCLK3	A9 D17 K17 R16	0	8	 Receive Overhead Clock Output (RxOHCLKn): This pin functions as an overhead output clock signal for the receive overhead interface, and its function is explained below. DS1 Mode If the RxOH pins have been configured to be the destination for Datalink bits, the DS1 transmit framer will output a clock edge for each Data Link Bit. In DS1 ESF mode, the RxO-
				HCLK can either be a 2kHz or 4kHz output signal depending on the selection of Data Link Bandwidth (Register 0xn10C). Data Link Equipment can clock out datalink bits on the ByOHz pip using this clock signal
				RxOHn pin using this clock signal. E1 Mode
				The E1 receive framer provides a clock edge for each National Bit (Sa bits) that is configured to carry data link information.
				Data Link Equipment can clock out datalink bits on the RxOHn pin using this clock signal.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSYNC0/	D8	I/O	12	Receive Single Frame Sync Pulse (RxSYNCn):
RxNEG0 RxSYNC1/	A18			The exact function of these pins depends on the mode of oper- ation selected, as described below.
RxNEG1				DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - RxSYNCn:
RxSYNC2/ RxNEG2 RxSYNC3/	F18 P16			These RxSYNCn pins are used to indicate the single frame boundary within an inbound T1/E1 frame. In both DS1 or E1 mode, the single frame boundary repeats every 125 microsec- onds (8kHz).
RxNEG3				In DS1/E1 base rate, RxSYNCn can be configured as either input or output depending on the slip buffer configuration as described below.
				When RxSYNCn is configured as an Input:
				Users must provide a signal which must pulse "High" for one period of RxSERCLK and repeats every 125μ S. The receive serial Interface will output the first bit of an inbound DS1/E1 frame during the provided RxSYNC pulse.
				NOTE: It is imperative that the RxSYNC input signal be synchronized with the RxSERCLK input signal.
				When RxSYNCn is configured as an Output:
				The receive T1/E1 framer will output a signal which pulses "High" for one period of RxSERCLK during the first bit of an inbound DS1/E1 frame.
				DS1/E1 High-Speed Backplane Modes* - RxSYNCn as INPUT ONLY:
				In this mode, RxSYNCn must be an input regardless of the slip buffer configuration. In 2.048MVIP/4.096/8.192MHz high-speed modes, RxSYNCn pins must be pulsed 'High' for one period of RxSERCLK during the first bit of the inbound T1/E1 frame. In HMVIP mode, RxSYNC0 must be pulsed 'High' for 4 clock cycles of the RxSERCLK signal in the position of the first two and the last two bits of a multiplexed frame. In H.100 mode, RxSYNC0 must be pulsed 'High' for 2 clock cycles of the RxSERCLK signal in the position of the last bit of a multiplexed frame.
				DS1 or E1 Framer Bypass Mode - RxNEGn
				In this mode, RxSYNCn is used as the Receive negative digital output pin (RxNEG) from the LIU.
				Note: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
				Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
				Note: These 8 pins are internally pulled "Low" for each channel.

EXAR Experience Our Connectivity. REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCRCSYNC0 RxCRCSYNC1 RxCRCSYNC2 RxCRCSYNC3	C8 C13 J17 R17	0	12	 Receive Multiframe Sync Pulse (RxCRCSYNCn): The RxCRCSYNCn pins are used to indicate the receive multiframe boundary. These pins pulse "High" for one period of RxSERCLK when the first bit of an inbound DS1/E1 Multi-frame is being output on the RxCRCSYNCn pin. In DS1 ESF mode, RxCRCSYNCn repeats every 3ms In DS1 SF mode, RxCRCSYNCn repeats every 1.5ms In E1 mode, RxCRCSYNCn repeats every 2ms.
RxCASYNC0 RxCASYNC1 RxCASYNC2 RxCASYNC3	D10 B17 H15 T18	0	12	Receive CAS Multiframe Sync Pulse (RxCASYNCn): - E1 Mode Only The RxCASYNCn pins are used to indicate the E1 CAS Multif- frame boundary. These pins pulse "High" for one period of RxSERCLK when the first bit of an E1 CAS Multi-frame is being output on the RxCASYNCn pin.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPT	TION
RxSERCLK0/ RxLINECLK0	A7	I/O	12	Receive Serial Clock Signal (Rx Clock (RxLINECLKn):	SERCLKn) / Receive Line
RXLINECLK0 RXSERCLK1/	D13			The exact function of these pins de	epends on the mode of oper-
RxLINECLK1	DIS			ation selected, as described below	• •
RxSERCLK2/	D15			In Base-Rate Mode (1.544MHz/2.	•
RxLINECLK2 RxSERCLK3/ RxLINECLK3	T17			These pins are used as the receive side interface which can be configu The receive serial interface outputs ing edge of RxSERCLKn.	red as either input or output.
				When RxSERCLKn is configured	d as Input:
				These pins will be inputs if the slip enabled. System side equipment n clock rate to this input pin for T1 m 2.048MHz clock rate in E1 mode.	buffer on the Receive path is nust provide a 1.544MHz node of operation, and
				When RxSERCLKn is configured	•
				These pins will be outputs if slip but framer will output a 1.544MHz cloc tion, and a 2.048MHz clock rate in	k rate in T1 mode of opera- E1 mode.
				DS1/E1 High-Speed Backplane M INPUT ONLY)	Nodes* - (RxSERCLK as
				In this mode, this pin must be used clock for the backplane interface to plexed data on the RxSERn pin. T is presented in the table below.	o output high-speed or multi-
				OPERATION MODE	FREQUENCY OF RXSERCLK(MHZ)
				2.048MVIP non-multiplexed	2.048
				4.096MHz non-multiplexed	4.096
				8.192MHz non-multiplexed	8.192
				12.352MHz Bit-multiplexed (DS1 ONLY)	12.352
				16.384MHz Bit-multiplexed	16.384
				16.384 HMVIP Byte-multiplexed	16.384
				16.384 H.100 Byte-multiplexed	16.384
				Notes:	
				2.048MVIP, 4.096MHz, HMVIP, H.100, Bit-multip only) 12.352MHz Bit-multi 2. For DS1 high-speed mod	plexed modes, and (For T1 tiplexed mode.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSERCLK0/	A7	I/O	12	(Continued)
RxLINECLK0				DS1 or E1 Framer Bypass Mode - RxLINECLKn
RxSERCLK1/	D13			In this mode, RxSERCLKn is used as the Receive Line Clock
RxLINECLK1				output pin (RxLineClk) from the LIU.
RxSERCLK2/	D15			
RxLINECLK2				NOTE: These 8 pins are internally pulled "High" for each
RxSERCLK3/	T17			channel.
RxLINECLK3				
RxSER0/	D6	0	12	Receive Serial Data Output (RxSERn):
RxPOS0				The exact function of these pins depends on the mode of oper-
RxSER1/	A15			ation selected, as described below.
RxPOS1				DS1/E1 Mode - RxSERn
RxSER2/	J18			These pins function as the receive serial data output on the
RxPOS2				system side interface, which updates on the rising edge of the RxSERCLKn pin. All the framing alignment bits, facility data link
RxSER3/	U17			bits, CRC bits, and signaling information will also be extracted
RxPOS3				to this output pin.
				DS1 or E1 High-Speed Multiplexed Mode* - RxSERn
				In this mode, these pins are used as the high-speed multi-
				plexed data output pin on the system side. High-speed multi-
				plexed data of channels 0-3 will output on RxSER0 in a byte or bit-interleaved way. The framer outputs the multiplexed data on
				RxSER0 using the high-speed input clock (RxSERCLKn).
				DS1 or E1 Framer Bypass Mode
				In this mode, RxSERn is used as the positive digital output pin (RxPOSn) from the LIU.
				Note: *High-speed multiplexed modes include (For T1/E1) 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
				NOTE: In DS1 high-speed modes, the DS-0 data is mapped
				into an E1 frame by ignoring every fourth time slot (don't care).



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCHN0_0/ RxSig0 RxCHN1_0/ RxSig1 RxCHN2_0/ RxSig2 RxCHN3_0/ RxSig3	D7 D14 H16 R18	0	8	 Receive Time Slot Octet Identifier Output (RxCHNn_0) / Receive Serial Signaling Output (RxSIGn): The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling interface, as described below: If receive fractional/signaling interface is disabled - RxCHNn_0: These output pins (RxCHNn_4 through RxCHNn_0) reflect the five-bit binary value of the current time slot being output by the receive serial interface. System equipment can use the RxCH-CLKn to sample the five output pins of each channel to identify the time slot being output on these pins. RxCHNn_0 indicates the Least Significant Bit (LSB) of the time slot channel being output. If receive fractional/signaling interface is enabled - RxSIGn: These pins can be used to output robbed-bit signaling data within an inbound DS1 frame or to output Channel Associated Signaling (CAS) data within an inbound E1 frame, as described below. Ti Mode: Signaling data (A,B,C,D) of each channel will be output on bit 4,5,6,7 of each time slot on the RxSIG pin if 16-code signaling is used. If 4-code signaling is selected, signaling data (A) of each channel will be output on bit 4, 5 of each time slot on the RxSIG pin. E1 Mode: Signaling data in E1 mode will be output on the RxSIG pin. E1 Mode: Signaling data in E1 mode will be output on the RxSIG pin a time-slot-basis as in T1 mode, or it can be output on time slot 16 only via the RxSIGn output pins. In the latter case, signaling data (A,B,C,D) of channel 1 and channel 17 will be output on the RxSIGn pin during time slot 16 of frame 1, signaling data (A,B,C,D) of channel 2 and channel 18 will be output on the RxSIGn pin during time slot 16 of frame 0. NoTE: Receive Fractional/signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bi

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Experience Our Connectivity. REV. V1.2.0

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCHN0_1/ RxFrTD0 RxCHN1_1/ RxFrTD1 RxCHN2_1/ RxFrTD2 RxCHN13_1/ RxFrTD3	C9 B15 G15 V18	0	8	Receive Time Slot Octet Identifier Output Bit 1 (RxCHNn_1) / Receive Serial Fractional Output (RxFrTDn): The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling inter- face, as described below: If receive fractional/signaling interface is disabled - RxCHNn_1: These output pins (RxCHNn_4 through RxCHNn_0) reflect the five-bit binary value of the current time slot being output by the receive serial interface. System equipment can use the RxCH- CLKn to sample the five output pins of each channel to identify the time slot being output on these pins. RxCHNn_1 indicates Bit 1 of the time slot channel being output. If receive fractional/signaling interface is enabled - RxFrTDn:
				 These pins are used as the fractional data output pins to output fractional DS1/E1 payload data within an inbound DS1/E1 frame. In this mode, system equipment can use either RxCH-CLK or RxSERCLK to clock out fractional DS1/E1 payload data depending on the framer configuration. Note: Receive Fractional/Signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.
RxCHN0_2/ RxCHN0	B9	0	8	Receive Time Slot Octet Identifier Output-Bit 2 (RxCHNn_2) / Receive Time Slot Identifier Serial Output (RxCHNn):
RxCHN1_2/ RxCHN1 RxCHN2_2/ RxCHN2_2/ RxCHN2	A17 K18			The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling interface, as described below: If receive fractional/signaling interface is disabled -
RxCHN3_2/ RxCHN3	T15			 RxCHNn_2: These output pins (RxCHNn_4 through RxCHNn_0) reflect the five-bit binary value of the current time slot being output by the receive serial interface. System equipment can use the RxCH-CLKn to sample the five output pins of each channel to identify the time slot being output on these pins. RxCHNn_2 indicates Bit 2 of the time slot channel being output. If receive fractional/signaling interface is enabled - RxCHNn These pins serially output the five-bit binary value of the time slot being output by the receive serial interface. NoTE: Receive Fractional/Signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCHN0_3/ Rx8KHZ0	C10	0	8	Receive Time Slot Octet Identifier Output-Bit 3 (RxCHNn_3) / Receive 8KHz Clock Output (Rx8KHZn):
RxCHN1_3/ Rx8KHZ1	D18			The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling inter- face, as described below:
RxCHN2_3/ Rx8KHZ2	L16			If receive fractional/signaling interface is disabled - RxCHNn_3:
RxCHN3_3/ Rx8KHZ3	T14			These output pins (RxCHNn_4 through RxCHNn_0) reflect the five-bit binary value of the current time slot being output by the receive serial interface. System equipment can use the RxCH-CLKn to sample the five output pins of each channel to identify the time slot being output on these pins. RxCHNn_3 indicates Bit 3 of the time slot channel being output.
				If receive fractional/signaling interface is enabled - Rx8KHZn:
				These pins output a reference 8KHz clock signal derived from the MCLKIN input.
				Note: Receive Fractional/Signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.
RxCHN0_4/ RxSCLK0	B10	0	8	Receive Time Slot Octet Identifier Output-Bit 4 (RxCHNn_4) / Receive Recovered Line Clock Output (RxSCLKn):
RxCHN1_4/ RxSCLK1	E17			The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling inter- face, as described below:
RxCHN2_4/ RxSCLK2	K16			If receive fractional/signaling interface is disabled - RxCHNn_4:
RxCHN3_4/ RxSCLK3	U14			These output pins (RxCHNn_4 through RxCHNn_0) reflect the five-bit binary value of the current time slot being output by the receive serial interface. System equipment can use the RxCH-CLKn to sample the five output pins of each channel to identify the time slot being output on these pins. RxCHNn_4 indicates the Most Significant Bit (MSB) of the time slot channel being output. If receive fractional/signaling interface is enabled - Receive Recovered Line Clock Output (RxSCLKn): These pins output the recovered T1/E1 line clock (1.544MHz in
				 T1 mode and 2.048MHz in E1 mode) for each channel. Note: Receive Fractional/Signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.

EXAR Experience Our Connectivity. REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCHCLK0	A8	0	8	Receive Channel Clock Output (RxCHCLKn):
RxCHCLK1 RxCHCLK2	A16 H17			The exact function of this pin depends on whether or not the receive framer enables the receive fractional/signaling interface
RxCHCLK3	P17			to output fractional data, as described below.
RXOIIOERO	1 17			If receive fractional/signaling interface is disabled:
				This pin indicates the boundary of each time slot of an inbound DS1/E1 frame. In T1 mode, each of these output pins is a 192kHz clock which pulses "High" during the LSB of each 24 time slots. In E1 mode, each of these output pins is a 256kHz clock which pulses "High" during the LSB of each 32 time slots. System Equipment can use this clock signal to sample the RxCHN0 through RxCHN4 time slot identifier pins to determine which time slot is being output.
				If receive fractional/signaling interface is enabled:
				RxCHCLKn is the fractional interface clock which either outputs a clock signal for the time slot that has been configured to out- put fractional data, or outputs an enable signal for the fractional time slot so that fractional data can be clocked out of the device using the RxSERCLK pin.
				Note: Receive fractional interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

RECEIVE LINE INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RTIP0 RTIP1 RTIP2 RTIP3	E1 G1 J1 L1	Ι	-	Receive Positive Analog Input (RTIPn): RTIP is the positive differential input from the line interface. This input pin, along with the RRING input pin, functions as the "Receive DS1/E1 Line Signal" input for the XRT86VL34 device. The user is expected to connect this signal and the RRING input signal to a 1:1 transformer for proper operation. The center tap of the receive transformer should have a bypass capacitor of 0.1μ F to ground (Chip Side) to improve long haul application receive capabilities.
RRING0 RRING1 RRING2 RRING3	F1 H1 K1 M1	I	-	Receive Negative Analog Input (RRINGn): RRING is the negative differential input from the line interface. This input pin, along with the RTIP input pin, functions as the "Receive DS1/E1 Line Signal" input for the XRT86VL34 device. The user is expected to connect this signal and the RTIP input sig- nal to a 1:1 transformer for proper operation. The center tap of the receive transformer should have a bypass capacitor of 0.1μ F to ground (Chip Side) to improve long haul application receive capa- bilities.
RxLOS_0 RxLOS_1 RxLOS_2 RxLOS_3	B7 C18 G16 U18	0	4	 Receive Loss of Signal Output Indicator (RLOSn): The XRT86VL34 device will assert this output pin (i.e., toggle it "high") anytime (and for the duration that) the Receive DS1/E1 Framer or LIU block declares the LOS defect condition. Conversely, the XRT86VL34 device will tri-state this output pin anytime (and for the duration that) the Receive DS1/E1 Framer or LIU block is NOT declaring the LOS defect condition. <i>Notes:</i> This output pin will toggle "high" (to denote that LOS is being declared) whenever either the Receive DS1/E1 Framer or the Receive DS1/E1 LIU block (associated wtih Channel N) declares the LOS defect condition. In other words, the state of this output pin is a logical OR of the Framer LOS and the LIU LOS conditions. Since the XRT86VL34 device tri-states this output pin (anytime the channel is not declaring the LOS defect condition). Therefore, the user MUST connect a "pulldown" resistor (ranging from 1K to 10K) to each RxLOS output pin, in order to pull this output pin to the logic "LOW" condition, whenever the Channel is NOT declaring the LOS defect condition.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

RECEIVE LINE INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	Des	SCRIPTION
RxTSEL	N3	I	-	Receive Termination Control	(RxTSEL): are in "High" impedance. Switching
				to internal termination can be s interface by programming the ever, to switch control to the ha grammed to "1" in the appropri	selected through the microprocessor appropriate channel register. How- ardware pin, RxTCNTL must be pro- riate global register (0x0FE2). Once he hardware pin, it must be pulled hination.
				RxTSEL (pin)	Rx Termination
				0	External
				1	Internal
				Note: RxTCNTL (bit)	must be set to "1"





QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

TRANSMIT LINE INTERFACE

SIGNAL NAME	BALL #	Түре	DESCRIPTION
TTIP0 TTIP1 TTIP2 TTIP3	E4 G4 J4 L4	0	 Transmit Positive Analog Output (TTIPn): TTIP is the positive differential output to the line interface. This output pin, along with the corresponding TRING output pin, function as the Transmit DS1/E1 output signal drivers for the XRT86VL34 device. The user is expected to connect this signal and the corresponding TRING output signal to a 1:2 step up transformer for proper operation. This output pin will be tri-stated whenever the user sets the "TxON" input pin or register bit (0xnF02, bit 3) to "0". Note: This pin should have a series line capacitor of 0.68μF for DC blocking purposes.
TRING0 TRING1 TRING2 TRING3	F4 H4 K4 M4	0	 Transmit Negative Analog Output (TRINGn): TRING is the negative differential output to the line interface. This output pin, along with the corresponding TTIP output pin, function as the Transmit DS1/E1 output signal drivers for the XRT86VL34 device. The user is expected to connect this signal and the corresponding TRING output signal to a 1:2 step up transformer for proper operation. Note: This output pin will be tri-stated whenever the user sets the "TxON" input pin or register bit (0xnF02, bit 3) to "0".
TxON	N1	Ι	 Transmitter On This input pin permits the user to either enable or disable the Transmit Output Driver within the Transmit DS1/E1 LIU Block. If the TxON pin is pulled "Low", all 8 Channels are tri-stated. When this pin is pulled 'High', turning on or off the transmitters will be determined by the appropriate channel registers (address 0x0Fn2, bit 3) LOW = Disables the Transmit Output Driver within the Transmit DS1/E1 LIU Block. In this setting, the TTIP and TRING output pins of all 8 channels will be tri-stated. HIGH = Enables the Transmit Output Driver within the Transmit DS1/E1 LIU Block. In this setting, the corresponding TTIP and TRING output pins will be enabled or disabled by programming the appropriate channel register. (address 0x0Fn2, bit 3) Note: Whenever the transmitters are turned off, the TTIP and TRING output pins will be tri-stated.

TIMING INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
MCLKIN	A4	I	-	Master Clock Input: This pin is used to provide the timing reference for the internal master clock of the device. The frequency of this clock is programmable from 8kHz to 16.384MHz in register 0x0FE9.
E1MCLKnOUT	A3	0	12	LIU E1 Output Clock Reference This output pin is defaulted to 2.048MHz, but can be programmed to 4.096MHz, 8.192MHz, or 16.384MHz in register 0x0FE4.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TIMING INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION	
T1MCLKnOUT	B4	0	12	LIU T1 Output Clock Reference This output pin is defaulted to 1.544MHz, but can be programmed to output 3.088MHz, 6.176MHz, or 12.352MHz in register 0x0FE4.	
E1OSCCLK	P2	0	8	Framer E1 Output Clock Reference This output pin is defaulted to 2.048MHz, but can be programmed to 65.536MHz in register 0x011E.	
T1OSCCLK	P4	0	8	Framer T1 Output Clock Reference This output pin is defaulted to 1.544MHz, but can be programmed to output 49.408MHz in register 0x011E.	
8KSYNC	R2	0	8	8kHz Clock Output Reference This pin is an output reference of 8kHz based on the MCLKIN input. Therefore, the duty cycle of this output is determined by the time period of the input clock reference.	
8KEXTOSC	N4	I	-	External Oscillator Select For normal operation, this pin should not be used, or pulled "Low". This pin is internally pulled "Low" with a $50k\Omega$ resistor.	
ANALOG	E5	0		Factory Test Mode Pin Note: For Internal Use Only	
LOP	N2	I	-	Loss of Power for E1 Only This is a Loss of Power pin in the E1 application only. Upon detecting LOP in E1 mode, the device will automatically transmit the Sa5 and Sa6 bit to a different pattern, so that the Receive ter- minal can detect a power failure in the network. Please see register 0xn131 for the Transmit SA control.	



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

JTAG INTERFACE

The XRT86VL34 device's JTAG features comply with the IEEE 1149.1 standard. Please refer to the industry specification for additional information on boundary scan operations.

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION	
ТСК	C7	I	-	Test clock: Boundary Scan Test clock input: The TCLK signal is the clock for the TAP controller, and it generates the boundary scan data register clocking. The data on TMS and TDI is loaded on the positive edge of TCK. Data is observed at TDO on the falling edge of TCK.	
TMS	C6	I	-	Test Mode Select: Boundary Scan Test Mode Select input. The TMS signal controls the transitions of the TAP controller in conjunction with the rising edge of the test clock (TCK). Note: For normal operation this pin MUST be pulled "High".	
TDI	В6	I	-	Test Data In: Boundary Scan Test data input The TDI signal is the serial test data input. Note: This pin is internally pulled 'high'.	
TDO	D5	0	8	Test Data Out: Boundary Scan Test data output The TDO signal is the serial test data output.	
TRST	A6	I	-	Test Reset Input: The TRST signal (Active Low) asynchronously resets the TAP controller to the Test-Logic-Reset state. Note: This pin is internally pulled 'high'	
TESTMODE	B11	I	-	Factory Test Mode Pin Note: This pin is internally pulled 'low', and should be pulled 'low' for normal operation.	
aTESTMODE	B5	I	-	Factory Test Mode Pin Note: This pin is internally pulled 'low', and should be pu 'low' for normal operation.	
ATP_Ring	B2	I	-	ATP_Ring Test Pin This analog test pin is used for testing the continuity between the TTIP/TRING, RTIP/RRING of each channel and the on- board transformer.	
ATP_Tip	C3	I	-	ATP_Tip Test Pin This analog test pin is used for testing the continuity betweer the TTIP/TRING, RTIP/RRING of each channel and the on- board transformer.	



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

MICROPROCESSOR INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
DATA0 DATA1 DATA2	T4 U3 V8	I/O	8	Bidirectional Microprocessor Data Bus These pins are used to drive and receive data over the bi-direc- tional data bus, whenever the Microprocessor performs READ
DATA3 DATA4 DATA5 DATA6 DATA7	V9 T10 V10 U11 R11			or WRITE operations with the Microprocessor Interface of the XRT86VL34 device. When DMA interface is enabled, these 8-bit bidirectional data bus is also used by the T1/E1 Framer or the external DMA Controller for storing and retrieving information.
REQ0	R1	0	8	 DMA Cycle Request Output—DMA Controller 0 (Write): These output pins are used to indicate that DMA transfers (Write) are requested by the T1/E1 Framer. On the transmit side (i.e., To transmit data from external DMA controller to HDLC buffers within the XRT86VL34), DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete message or cell. The DMA Write cycle starts by T1/E1 Framer asserting the DMA Request (REQ0) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK0) 'low' to indicate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is Strobed low if the WR is configured as a Write Strobe. If WR is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal (RD) is Strobed low. The Framer asserts this output pin (toggles it "Low") when at least one of the Transmit HDLC buffers are empty and can
				receive one more HDLC message. The Framer negates this output pin (toggles it "High") when the HDLC buffer can no longer receive another HDLC message.



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

MICROPROCESSOR INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION	
REQ1	R3	0	8	DMA Cycle Request Output—DMA Controller 1 (Read):	
				These output pins are used to indicate that DMA transfers (Read) are requested by the T1/E1 Framer.	
				On the receive side (i.e., To transmit data from HDLC buffers within the XRT86VL34 to external DMA Controller), DMA transfers are only requested when the receive buffer contains a complete message or cell.	
				The DMA Read cycle starts by T1/E1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The T1/E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the T1/E1 Framer would place new data on the Microprocessor data bus each time the Tramer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. The Framer asserts this output pin (toggles it "Low") when one of the Receive HDLC buffer contains a complete HDLC message that needs to be read by the $\mu C/\mu P$. The Framer negates this output pin (toggles it "High") when the Receive HDLC buffers are depleted.	
INT	R8	0	8	Interrupt Request Output: This active-low output signal will be asserted when the XRT86VL34 device is requesting interrupt service from the Microprocessor. This output pin should typically be connected to the "Interrupt Request" input of the Microprocessor.	
				The Framer will assert this active "Low" output (toggles it "Low"), to the local μ P, anytime it requires interrupt service.	
PCLK	V1	Ι	-	Microprocessor Clock Input: This clock input signal is only used if the Microprocessor Inter- face has been configured to operate in the Synchronous Modes (e.g., Power PC 403 Mode). If the Microprocessor Inter- face is configured to operate in this mode, then it will use this clock signal to do the following.	
				 To sample the CS*, WR*/R/W*, A[14:0], D[7:0], RD*/DS* and DBEN input pins, and 	
				2. To update the state of the D[7:0] and the RDY/DTACK output signals.	
				Notes:	
				 The Microprocessor Interface can work with PCLK frequencies ranging up to 33MHz. 	
				2. This pin is inactive if the user has configured the Microprocessor Interface to operate in either the Intel-Asynchronous or the Motorola-Asynchronous Modes. In this case, the user should tie this pin to GND.	
				When DMA interface is enabled, the PCLK input pin is also used by the T1/E1 Framer to latch in or latch out receive or output data respectively.	
iADDR	U1	Ι	-	This Pin Must be Tied "Low" for Normal Operation. This pin is internally pulled "High" with a 50k <i>Ω</i> resistor.	

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Experience Our Connectivity. REV. V1.2.0

MICROPROCESSOR INTERFACE

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION					
fADDR	T1	I	-		This Pin Must be Tied "High" for Normal Operation. This pin is internally pulled "Low" with a $50k\Omega$ resistor.				
PTYPE0 PTYPE1 PTYPE2	V2 V4 T8	I	-	Microprocessor Type Input: These input pins permit the user to specify which type of Micro- processor/Microcontroller to be interfaced to the XRT86VL34 device. The following table presents the three different micro- processor types that the XRT86VL34 supports.					
					° PType2	° PType1	° PType0	MICROPROCESSOR TYPE	
					0	0	0	Intel Asynchronous	
					0	0	1	Motorola Asynchronous	
					1	0	1	IBM POWER PC 403	
					nese sista		ns a	are internally pulled "Low" with a 50k $arOmega$	



Experience *Our* Connectivity... *REV. V1.2.0*

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RDY	Т3	0	12	Ready/Data Transfer Acknowledge Output:
RDY	Τ3	0	12	The exact behavior of this pin depends upon the type of Micro- processor/Microcontroller the XRT86VL34 has been configured to operate in, as defined by the PTYPE[2:0] pins. Intel Asynchronous Mode - RDY* - Ready Output Tis output pin will function as the "active-low" READY output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low level, ONLY when the Microprocessor Interface is ready to complete or ter- minate the current READ or WRITE cycle. Once the Micropro- cessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and exe- cute the next READ or WRITE cycle) the Microprocessor Inter- face block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic low level. Motorola Asynchronous Mode - DTACK* - Data Transfer Acknowledge Output Tis output pin will function as the "active-low" DTACK output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic low level, ONLY when the Microprocessor Interface is ready to complete or ter- minate the current READ or WRITE cycle. Once the Micropro- cessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and exe- cute the next READ or WRITE cycle. Once the Micropro- cessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and exe- cute the next READ or WRITE cycle.
				If (during a READ or WRITE cycle) the Microprocessor Inter- face block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic low level. Power PC 403 Mode - RDY Ready Output:
				This output pin will function as the "active-high" READY output.
				During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic high level, ONLY when the Microprocessor Interface is ready to complete or ter- minate the current READ or WRITE cycle. Once the Micropro- cessor has sampled this signal being at the logic "high" level upon the rising edge of PCLK, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Inter-
				face block is holding this output pin at a logic "low" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it samples this output pin being at the logic low level.
				Note: The Microprocessor Interface will update the state of this output pin upon the rising edge of PCLK.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Experience Our Connectivity. REV. V1.2.0

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION				
ADDR0	U5	I	-	Microprocessor Interface Address Bus Input				
ADDR1	V5			These pins permit the Microprocessor to identify on-chip regis-				
ADDR2	R5			ters and Buffer/Memory locations within the XRT86VL34 device whenever it performs READ and WRITE operations v				
ADDR3	Т6			device whenever it performs READ and WRITE operations with				
ADDR4	U6			the XRT86VL34 device.				
ADDR5	V6			NOTE: These pins are internally pulled "Low" with a $50k\Omega$ resistor, except ADDR [8:13].				
ADDR6	R6			Tesisior, except ADDR [0.13].				
ADDR7	T7							
ADDR8	V7							
ADDR9	U9							
ADDR10	R7							
ADDR11	R9							
ADDR12	R10							
ADDR13	V11							
DBEN	U4		-	Data Bus Enable Input pin.				
				This active-low input pin permits the user to either enable or tri- state the Bi-Directional Data Bus pins (D[7:0]), as described below.				
				 Setting this input pin "low" enables the Bi-directional Data bus. 				
				 Setting this input pin "high" tri-states the Bi-directional Data Bus. 				
ALE	U8	I	-	Address Latch Enable Input Address Strobe				
				The exact behavior of this pin depends upon the type of Micro- processor/Microcontroller the XRT86VL34 has been configured to operate in, as defined by the PTYPE[2:0] pins.				
				Intel-Asynchronous Mode - ALE				
				This active-high input pin is used to latch the address (present at the Microprocessor Interface Address Bus pins (A[14:0]) into the XRT86VL34 Microprocessor Interface block and to indicate the start of a READ or WRITE cycle.				
				Pulling this input pin "high" enables the input bus drivers for the Address Bus input pins (A[14:0]). The contents of the Address Bus will be latched into the XRT86VL34 Microprocessor Interface circuitry, upon the falling edge of this input signal.				
				Motorola-Asynchronous (68K) Mode - AS*				
				This active-low input pin is used to latch the data residing on the Address Bus, A[14:0] into the Microprocessor Interface circuitry of the XRT86VL34 device.				
				Pulling this input pin "low" enables the input bus drivers for the Address Bus input pins. The contents of the Address Bus will be latched into the Microprocessor Interface circuitry, upon the rising edge of this signal.				
				Power PC 403 Mode - No Function -Tie to GND:				
				This input pin has no role nor function and should be tied to GND.				



Experience *Our* Connectivity... *REV. V1.2.0*

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

Signal Name	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
CS	V13	I	-	Microprocessor Interface—Chip Select Input:
				The user must assert this active low signal in order to select the Microprocessor Interface for READ and WRITE operations between the Microprocessor and the XRT86VL34 on-chip registers and buffer/memory locations.
RD	V3	I	-	Microprocessor Interface—Read Strobe Input: The exact behavior of this pin depends upon the type of Micro- processor/Microcontroller the Framer has been configured to
				operate in, as defined by the PTYPE[2:0] pins.
				Intel-Asynchronous Mode - RD* - READ Strobe Input:
				This input pin will function as the RD* (Active Low Read Strobe) input signal from the Microprocessor. Once this active- low signal is asserted, then the XRT86VL34 device will place the contents of the addressed register (or buffer location) on the
				Microprocessor Interface Bi-directional data bus (D[7:0]).
				When this signal is negated, then the Data Bus will be tri- stated.
				Motorola-Asynchronous (68K) Mode - DS* - Data Strobe:
				This input pin will function as the DS* (Data Strobe) input signal.
				Power PC 403 Mode - WE* - Write Enable Input:
				This input pin will function as the WE* (Write Enable) input pin.
				Anytime the Microprocessor Interface samples this active-low input signal (along with CS* and WR/R/W*) also being asserted (at a logic low level) upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the
				contents on the Bi-Directional Data Bus (D[7:0]) into the "tar- get" on-chip register or buffer location within the XRT86VL34 device.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Experience Our Connectivity. REV. V1.2.0

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
WR	V12	I	-	Microprocessor Interface—Write Strobe Input
				The exact behavior of this pin depends upon the type of Micro- processor/Microcontroller the XRT86VL34 has been configured to operate in, as defined by the PTYPE[2:0] pins.
				Intel-Asynchronous Mode - WR* - Write Strobe Input:
				This input pin functions as the WR* (Active Low WRITE Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the input buffers (associated with the Bi-Directional Data Bus pin, D[7:0]) will be enabled.
				The Microprocessor Interface will latch the contents on the Bi-
				Directional Data Bus (into the "target" register or address loca- tion, within the XRT86VL34) upon the rising edge of this input pin.
				Motorola-Asynchronous Mode - R/W* - Read/Write Opera- tion Identification Input Pin:
				This pin is functionally equivalent to the "R/W*" input pin. In the Motorola Mode, a "READ" operation occurs if this pin is held at a logic "1", coincident to a falling edge of the RD/DS* (Data Strobe) input pin. Similarly a WRITE operation occurs if this pin is at a logic "0", coincident to a falling edge of the RD/DS* (Data Strobe) input pin.
				Power PC 403 Mode - R/W* - Read/Write Operation Identifi-
				cation Input: This input pin will function as the "Read/Write Operation Identi- fication Input" pin.
				Anytime the Microprocessor Interface samples this input signal at a logic low (while also sampling the CS* input pin "low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface cir- cuitry, in preparation for this forthcoming READ operation. At some point (later in this READ operation) the Microprocessor will also assert the DBEN*/OE* input pin, and the Microproces- sor Interface will then place the contents of the "target" register (or address location within the XRT86VL34 device) upon the Bi-Directional Data Bus pins (D[7:0]), where it can be read by the Microprocessor.
				Anytime the Microprocessor Interface samples this input signal at a logic high (while also sampling the CS* input pin a logic "low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microproces- sor Interface circuitry, in preparation for the forthcoming WRITE operation. At some point (later in this WRITE operation) the Microprocessor will also assert the RD*/DS*/WE* input pin, and the Microprocessor Interface will then latch the contents of the Bi-Directional Data Bus (D[7:0]) into the contents of the "target" register or buffer location (within the XRT86VL34).



Experience *Our* Connectivity... *REV. V1.2.0*

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VL34

SIGNAL NAME	BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
ACK0	T2	I	-	DMA Cycle Acknowledge Input—DMA Controller 0 (Write):
				The external DMA Controller will assert this input pin "Low" when the following two conditions are met:
				 After the DMA Controller, within the Framer has asserted (toggled "Low"), the Req_0 output signal.
				 When the external DMA Controller is ready to transfer data from external memory to the selected Transmit HDLC buffer.
				At this point, the DMA transfer between the external memory and the selected Transmit HDLC buffer may begin.
ACK1	U2			After completion of the DMA cycle, the external DMA Controller will negate this input pin after the DMA Controller within the Framer has negated the Req_0 output pin. The external DMA Controller must do this in order to acknowledge the end of the DMA cycle.
				DMA Cycle Acknowledge Input—DMA Controller 1 (Read):
				The external DMA Controller asserts this input pin "Low" when the following two conditions are met:
				 After the DMA Controller, within the Framer has asserted (toggled "Low"), the Req_1 output signal.
				 When the external DMA Controller is ready to transfer data from the selected Receive HDLC buffer to external memory.
				At this point, the DMA transfer between the selected Receive HDLC buffer and the external memory may begin.
				After completion of the DMA cycle, the external DMA Controller will negate this input pin after the DMA Controller within the Framer has negated the Req_1 output pin. The external DMA Controller will do this in order to acknowledge the end of the DMA cycle.
				Note: This pin is internally pulled "High" with a $50k\Omega$ resistor.
BLAST	U10	I	-	Last Cycle of Burst Indicator Input:
				If the Microprocessor Interface is operating in the Intel-I960 Mode, then this input pin is used to indicate (to the Micropro- cessor Interface block) that the current data transfer is the last data transfer within the current burst operation. The Microprocessor should assert this input pin (by toggling it "Low") in order to denote that the current READ or WRITE operation (within a BURST operation) is the last operation of this BURST operation.
				Notes:
				 If the user has configured the Microprocessor Interface to operate in the Intel-Asynchronous, the Motorola-Asynchronous or the Power PC 403 Mode, then he/she should tie this input pin to GND.
				2. This pin is internally pulled "High" with a $50k\Omega$ resistor.

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Experience Our Connectivity. REV. V1.2.0

MICROPROCESSOR INTERFACE

SIGNAL NAME	BALL #	Түре	TYPE OUTPUT DESCRIPTION					
RESET	P1	I	-	$\label{eq:hardware Reset Input} \hline \begin{tabular}{lllllllllllllllllllllllllllllllllll$				

POWER SUPPLY PINS (3.3V)

SIGNAL NAME	BALL #	Түре	DESCRIPTION
VDD	D16	PWR	Framer Block Power Supply (I/O)
	P3		
	R15		
	Т9		
RVDD	E3	PWR	Receiver Analog Power Supply for LIU Section
	G3		
	J3		
	L3		
TVDD	F3	PWR	Transmitter Analog Power Supply for LIU Section
	НЗ		
	К3		
	M3		

POWER SUPPLY PINS (1.8V)

SIGNAL NAME	BALL #	Түре	DESCRIPTION
DVDD18	B8	PWR	Digital Power Supply for LIU Section
	C4		
	J16		
	R13		
	U7		
AVDD18	A2	PWR	Analog Power Supply for LIU Section
VDDPLL18	B1	PWR	Analog Power Supply for PLL
	C2		
	D2		
	D3		



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

GROUND PINS

SIGNAL NAME	BALL #	Түре	DESCRIPTION
VSS	A5	GND	Framer Block Ground
	B14		
	C16		
	M15		
	M16		
	R4		
	T5		
	U16		
DGND	C5	GND	Digital Ground for LIU Section
AGND	B3	GND	Analog Ground for LIU Section
RGND	E2	GND	Receiver Analog Ground for LIU Section
	G2		
	J2		
	L2		
TGND	F2	GND	Transmitter Analog Ground for LIU Section
	H2		
	K2		
	M2		
GNDPLL18	A1	GND	Analog Ground for PLL
	C1		
	D1		
	D4		

EXAR Experience Our Connectivity. REV. V1.2.0

XRT86VL34 QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUMS

Power Supply	Power Rating PBGA Package 1.39W
VDD _{IO} 0.5V to +3.465V	(at zero airflow)
VDD _{CORE} -0.5V to +1.890V	
Storage Temperature65°C to 150°C	Input Logic Signal Voltage (Any Pin)0.5V to + 5.5V
Operating Temperature Range40°C to 85°C	ESD Protection (HBM)>2000V
Supply Voltage GND-0.5V to +VDD + 0.5V	Input Current (Any Pin) <u>+</u> 100mA

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	Min.	TYP.	MAX.	UNITS	CONDITIONS
ILL	Data Bus Tri-State Bus Leakage Current	-10		+10	μΑ	
V _{IL}	Input Low voltage			0.8	V	
V _{IH}	Input High Voltage	2.0		VDD	V	
V _{OL}	Output Low Voltage	0.0		0.4	V	I _{OL} = -1.6mA
VOH	Output High Voltage	2.4		VDD	V	I _{OH} = 40μA
I _{OC}	Open Drain Output Leakage Current				μA	
I _{IH}	Input High Voltage Current	-10		10	μA	$V_{IH} = VDD$
۱ _{IL}	Input Low Voltage Current	-10		10	μA	V _{IL} = GND

TABLE 4: XRT86VL34 POWER CONSUMPTION

	$VDD_{IO} = 3.3V \pm 5\%$, $VDD_{CORE} = 1.8V \pm 5\%$, $T_A = 25$ °C, unless otherwise specified									
Mode	SUPPLY		TERMINATION	TRANSFORMER RATIO		Typ.	MAX.	UNIT	TEST	
mobe	VOLTAGE		RESISTOR	RECEIVER	TRANSMITTER				CONDITIONS	
E1	3.3V	75Ω	Internal	1:1	1:2	1.035		W	PRBS Pattern	
E1	3.3V	120Ω	Internal	1:1	1:2	0.965		W	PRBS Pattern	
T1	3.3V	100Ω	Internal	1:1	1:2	1.105		W	PRBS Pattern	


TxCHN[4:0] (Output)

TxCHN_0 (TxSIG)

TxCHN_1 (TxFRACT). **XRT86VL34**

AC ELECTRICAL CHARACTERISTICS TRANSMIT FRAMER (BASE RATE/NON-MUX)

SYMBOL	PARAMETER	Min.	TYP.	MAX.	UNITS	CONDITIONS
t ₁	TxSERCLK to TxMSYNC delay			234	nS	
t_2	TxSERCLK to TxSYNC delay			230	nS	
t ₃	TxSERCLK to TxSER data delay			230	nS	
t ₄	Rising Edge of TxSERCLK to Rising Edge of TxCH- CLK			13	nS	
t ₅	Rising Edge of TxCHCLK to Valid TxCHN[4:0] Data			6	nS	
t ₆	TxSERCLK to TxSIG delay			230	nS	
t ₇	TxSERCLK to TxFRACT delay			110	nS	



t₆

t₇ _

в

А

С

D


FIGURE 2. FRAMER SYSTEM TRANSMIT TIMING DIAGRAM (BASE RATE/NON-MUX)

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

AC ELECTRICAL CHARACTERISTICS RECEIVE FRAMER (BASE RATE/NON-MUX)

Test Cond	Test Conditions: TA = 25°C, VDD = 3.3V <u>+</u> 5% unless otherwise specified								
SYMBOL	PARAMETER	Min.	TYP.	Max.	UNITS	CONDITIONS			
RxSERCL	K as an Output	I.	L.						
t ₈	Rising Edge of RxSERCLK to Rising Edge of RxCASYNC			4	nS				
t9	Rising Edge of RxSERCLK to Rising Edge of RxCRCSYNC			4	nS				
t ₁₀	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Output)			4	nS				
t ₁₁	Rising Edge of RxSERCLK to Rising Edge of RxSER			6	nS				
t ₁₂	Rising Edge of RxSERCLK to Rising Edge of Valid RxCHN[4:0] data			6	nS				
RxSERCL	K as an Input			•					
t ₁₃	Rising Edge of RxSERCLK to Rising Edge of RxCASYNC			8	nS				
t ₁₄	Rising Edge of RxSERCLK to Rising Edge of RxCRCSYNC			8	nS				
t ₁₅	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Output)			10	nS				
t ₁₅	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Input)			230	nS				
t ₁₆	Rising Edge of RxSERCLK to Rising Edge of RxSER			10	nS				
t ₁₇	Rising Edge of RxSERCLK to Rising Edge of Valid RxCHN[4:0] data			9	nS				

FIGURE 3. FRAMER SYSTEM RECEIVE TIMING DIAGRAM (RXSERCLK AS AN OUTPUT)








QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

FIGURE 4. FRAMER SYSTEM RECEIVE TIMING DIAGRAM (RXSERCLK AS AN INPUT)




AC ELECTRICAL CHARACTERISTICS TRANSMIT FRAMER (HMVIP/H100 MODE)

		/ <u>+</u> 5% unless otherwise specified
Lest Conditions	・ I ム ー 25°(: VI)I) ー 3 3(1 5% liniess otherwise specified
	. 17 = 20 0, 400 = 0.01	\pm 0/0 unicos otherwise specifica

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	Units	CONDITIONS
t_1	TxSYNC Setup Time - HMVIP Mode	7			nS	
t_2	TxSYNC Hold Time - HMVIP Mode	4			nS	
t ₃	TxSYNC Setup Time - H100 Mode	7			nS	
t ₄	TxSYNC Hold Time - H100 Mode	4			nS	
t ₅	TxSER Setup Time - HMVIP and H100 Mode	6			nS	
t ₆	TxSER Hold Time - HMVIP and H100 Mode	3			nS	
t ₇	TxSIG Setup Time - HMVIP and H100 Mode	6			nS	
t ₈	TxSIG Hold Time - HMVIP and H100 Mode	3			nS	






NOTE: Setup and Hold time is not valid from TxInClk to TxSERCLK as TxInClk is used as the timing source for the back plane interface and TxSERCLK is used as the timing source on the line side.

AC ELECTRICAL CHARACTERISTICS RECEIVE FRAMER (HMVIP/H100 MODE)

SYMBOL	PARAMETER	Min.	TYP.	MAX.	UNITS	CONDITIONS
t_1	RxSYNC Setup Time - HMVIP Mode	4			nS	
t_2	RxSYNC Hold Time - HMVIP Mode	3			nS	
t ₃	RxSYNC Setup Time - H100 Mode	5			nS	
t_4	RxSYNC Hold Time - H100 Mode	3			nS	
t ₅	Rising Edge of RxSERCLK to Rising Edge of RxSER delay			11	nS	

NOTE: Both RxSERCLK and RxSYNC are inputs

FIGURE 6. FRAMER SYSTEM RECEIVE TIMING DIAGRAM (HMVIP/H100 MODE)






AC ELECTRICAL CHARACTERISTICS TRANSMIT OVERHEAD FRAMER

Test Cond	Test Conditions: TA = 25°C, VDD = 3.3V <u>+</u> 5% unless otherwise specified									
SYMBOL	PARAMETER	Min.	Typ.	MAX.	Units	CONDITIONS				
t ₁₈	TxSYNC Setup Time (Falling Edge TxSERCLK)	6			nS					
t ₁₉	TxSYNC Hold Time (Falling Edge TxSERCLK)	4			nS					
t ₂₀	Rising Edge of TxSERCLK to TxOHCLK			12	nS					

FIGURE 7. FRAMER SYSTEM TRANSMIT OVERHEAD TIMING DIAGRAM





XRT86VL34

AC ELECTRICAL CHARACTERISTICS RECEIVE OVERHEAD FRAMER

Test Cond	Test Conditions: TA = 25°C, VDD = $3.3V \pm 5\%$ unless otherwise specified								
SYMBOL	PARAMETER	Min.	Typ.	MAX.	Units	CONDITIONS			
RxSERCL	K as an Output		•		•				
t ₂₁	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Output)			4	nS				
t ₂₂	Rising Edge of RxSERCLK to Rising Edge of RxO- HCLK			6	nS				
t ₂₃	Rising Edge of RxSERCLK to Rising Edge of RxOH			8	nS				
RxSERCL	K as an Input								
t ₂₄	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Output)			12	nS				
t ₂₄	Rising Edge of RxSERCLK to Rising Edge of RxSYNC (RxSYNC as Input)			230	nS				
t ₂₅	Rising Edge of RxSERCLK to Rising Edge of RxO- HCLK			12	nS				
t ₂₆	Rising Edge of RxSERCLK to Rising Edge of RxOH			15	nS				

FIGURE 8. FRAMER SYSTEM RECEIVE OVERHEAD TIMING DIAGRAM (RXSERCLK AS AN OUTPUT)





FIGURE 9. FRAMER SYSTEM RECEIVE OVERHEAD TIMING DIAGRAM (RXSERCLK AS AN INPUT)





QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

PARAMETER	Min.	Typ.	Max.	Unit	TEST CONDITIONS
Receiver loss of signal:					Cable attenuation @1024kHz
Number of consecutive zeros before RLOS is set		32			
Input signal level at RLOS	15	20		dB	ITU-G.775, ETSI 300 233
RLOS De-asserted	12.5			% ones	
Receiver Sensitivity (Short Haul with cable loss)	11			dB	With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω application.
Receiver Sensitivity (Long Haul with cable loss)	0		43	dB	With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω application.
Input Impedance		15		kΩ	
Input Jitter Tolerance: 1 Hz 10kHz-100kHz	37 0.3			Ulpp Ulpp	ITU G.823
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	20	0.5	kHz dB	ITU G.736
Jitter Attenuator Corner Fre- quency (-3dB curve) (JABW=0) (JABW=1)	-	10 1.5	-	Hz Hz	ITU G.736
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	12 8 8	-	-	dB dB dB	ITU-G.703

TABLE 5: E1 RECEIVER ELECTRICAL CHARACTERISTICS



XRT86VL34

PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Receiver loss of signal:					
Number of consecutive zeros before RLOS is set		175			
Input signal level at RLOS	15	20	-	dB	Cable attenuation @772kHz
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233
Receiver Sensitivity (Short Haul with cable loss)	12	-		dB	With nominal pulse amplitude of 3.0V for 100Ω termination
Receiver Sensitivity (Long Haul with cable loss) Normal Extended	0 0	-	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100 Ω termination
Input Impedance		15	-	kΩ	
Jitter Tolerance: 1Hz 10kHz - 100kHz	138 0.4	-	-	Ulpp	AT&T Pub 62411
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	10	- 0.1	KHz dB	TR-TSY-000499
Jitter Attenuator Corner Frequency (-3dB curve)	-	3		Hz	AT&T Pub 62411
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	14 20 16	- - -	dB dB dB	

TABLE 6: T1 RECEIVER ELECTRICAL CHARACTERISTICS

TABLE 7: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
AMI Output Pulse Amplitude:					1:2 transformer
75 Ω Application	2.13	2.37	2.60	V	
120 Ω Application	2.70	3.00	3.30	V	
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703

EXAR Experience Our Connectivity. REV. V1.2.0

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TABLE 7: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	MIN.	TYP.	MAX.	Unit	TEST CONDITIONS
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					
51kHz -102kHz	15	-	-	dB	ETSI 300 166
102kHz-2048kHz	9	-	-	dB	
2048kHz-3072kHz	8	-	-	dB	

TABLE 8: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS ETS 300166
51-102kHz	6dB
102-2048kHz	8dB
2048-3072kHz	8dB

TABLE 9: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	Min.	TYP.	MAX.	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude:	2.4	3.0	3.60	V	1:2 transformer measured at DSX-1.
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					
51kHz -102kHz	-	17	-	dB	
102kHz-2048kHz	-	12	-	dB	
2048kHz-3072kHz	-	10	-	dB	






FIGURE 10. ITU G.703 PULSE TEMPLATE

TABLE 10: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75 Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION




FIGURE 11. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)

TABLE 11: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

	MINIMUM CURVE	Ν	AXIMUM CURVE
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE
-0.77	05V	-0.77	.05V
-0.23	05V	-0.39	.05V
-0.23	0.5V	-0.27	.8V
-0.15	0.95V	-0.27	1.15V
0.0	0.95V	-0.12	1.15V
0.15	0.9V	0.0	1.05V
0.23	0.5V	0.27	1.05V
0.23	-0.45V	0.35	-0.07V
0.46	-0.45V	0.93	0.05V
0.66	-0.2V	1.16	0.05V
0.93	-0.05V		
1.16	-0.05V		



QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

$VDD_{IO} = 3.3V \pm 5\%$, $VDD_{CORE} = 1.8V \pm 5\%$, TA=25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	SYMBOL	Min.	Typ.	Max.	Units
MCLKIN Clock Duty Cycle		40	-	60	%
MCLKIN Clock Tolerance		-	±50	-	ppm

TABLE 12: AC ELECTRICAL CHARACTERISTICS

MICROPROCESSOR INTERFACE I/O TIMING

INTEL INTERFACE TIMING - ASYNCHRONOUS

The signals used for the Intel microprocessor interface are: Address Latch Enable (ALE), Read Enable ($\overline{\text{RD}}$), Write Enable ($\overline{\text{WR}}$), Chip Select ($\overline{\text{CS}}$), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with the timings of the 8051 or 80188 family of microprocessors. The ALE signal can be tied 'HIGH' if this signal is not available, and the corresponding timing interface is shown in **Figure 12** and **Table 13**.

FIGURE 12. INTEL μ P INTERFACE TIMING DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS NOT TIED 'HIGH'




TABLE 13: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Мах	Units
t ₀	Valid Address to CS Falling Edge and ALE Rising Edge	0	-	ns
t ₁	ALE Falling Edge to RD Assert	5	-	ns
t ₂	RD Assert to RDY Assert	-	320	ns
NA	RD Pulse Width (t ₂)	320	-	ns
t ₃	ALE Falling Edge to WR Assert	5	-	ns
t ₄	WR Assert to RDY Assert	-	320	ns
NA	\overline{WR} Pulse Width (t ₄)	320	-	ns
t ₅	ALE Pulse Width(t ₅)	10		ns




FIGURE 13. INTEL μ P INTERFACE TIMING DURING PROGRAMMED I/O READ AND WRITE OPERATIONS WHEN ALE IS TIED 'HIGH'

 TABLE 14: INTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Мах	Units
t ₀	Valid Address to \overline{CS} Falling Edge	0	-	ns
t ₁	CS Falling Edge to RD Assert	0	-	ns
t ₂	RD Assert to RDY Assert	-	320	ns
NA	$\overline{\text{RD}}$ Pulse Width (t ₂)	320	-	ns
t ₃	$\overline{\text{CS}}$ Falling Edge to $\overline{\text{WR}}$ Assert	0	-	ns
t ₄	WR Assert to RDY Assert	-	320	ns
NA	\overline{WR} Pulse Width (t ₄)	320	-	ns

QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Experience Our Connectivity. REV. V1.2.0

MOTOROLA ASYCHRONOUS INTERFACE TIMING

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe (\overline{DS}), Read/Write Enable (R/W), Chip Select (\overline{CS}), Address and Data bits. The interface is compatible with the timing of a Motorola 68000 microprocessor family. The interface timing is shown in **Figure 14**. The I/O specifications are shown in **Table 15**.

FIGURE 14. MOTOROLA ASYCHRONOUS MODE INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 15: MOTOROLA ASYCHRONOUS MODE MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Μιν	Мах	Units
t ₀	Valid Address to \overline{CS} Falling Edge	0	-	ns
t ₁	$\overline{\text{CS}}$ Falling Edge to $\overline{\text{DS}}$ (Pin $\overline{\text{RD}}_{-}\overline{\text{DS}}$) Assert	0	-	ns
t ₂	DS Assert to DTACK Assert	-	320	ns
NA	DS Pulse Width (t ₂)	320	-	ns
t ₃	$\overline{\text{CS}}$ Falling Edge to $\overline{\text{AS}}$ (Pin ALE_AS) Falling Edge	0	-	ns



XRT86VL34

POWER PC 403 SYCHRONOUS INTERFACE TIMING

The signals used in the Power PC 403 Synchronus microprocessor interface mode are: Address Strobe (AS), Microprocessor Clock (uPCLK), Data Strobe (\overline{DS}), Read/Write Enable (R/W), Chip Select (\overline{CS}), Address and Data bits. The interface timing is shown in **Figure 15**. The I/O specifications are shown in **Table 16**.






TABLE 16: POWER PC 403 MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS

SYMBOL	PARAMETER	ΜιΝ	Мах	Units
t ₀	Valid Address to \overline{CS} Falling Edge	0	-	ns
t ₁	CS Falling Edge to WE Assert	0	-	ns
t ₂	WE Assert to TA Assert	-	320	ns
NA	WE Pulse Width (t ₂)	320	-	ns
t ₃	CS Falling Edge to TS Falling Edge	0	-	
t _{dc}	μPCLK Duty Cycle	40	60	%
t _{cp}	μPCLK Clock Period	20	-	ns


QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



ORDERING INFORMATION

PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VL34IB	225 LEAD PBGA	-40 ⁰ C to +85 ⁰ C

PACKAGE DIMENSIONS





XRT86VL34

REVISION HISTORY

REVISION #	DATE	DESCRIPTION
V1.2.0	January 29, 2007	Initial Release to Production version.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2007 EXAR Corporation

Datasheet January 2007.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.