### 16-bit Cascadable ALU

# L4C381

### **FEATURES**

- ☐ High Speed (26 ns), Low Power 16-bit Cascadable ALU
- Implements Add, Subtract, Accumulate, Two's Complement, Pass, and Logic Operations
- ☐ All Registers Have a Bypass Path for Complete Flexibility
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
  - 68-pin Plastic LCC, J-Lead
  - 68-pin Pin Grid Array
  - 68-pin Ceramic LCC (Type C)

### DESCRIPTION

The L4C381 is a flexible, high speed, cascadable 16-bit Arithmetic and Logic Unit implemented in CMOS technology. It combines four 381-type 4-bit ALUs, a look-ahead carry generator, and miscellaneous interface logic — all in a single 68-pin package. While containing new features to support high speed pipelined architectures and single 16-bit bus configurations, the L4C381 retains full performance and functional compatibility with the bipolar '381 designs.

#### **Architecture**

T-49-11


The L4C381 operates on two 16-bit operands (A and B) and produces a 16-bit result (F). Three select lines control the ALU and provide 3 arithmetic, 3 logical, and 2 initialization functions. Full ALU status is provided to support cascading to longer word lengths. Registers are provided on both the ALU inputs and the output, but these may be bypassed under user control. An internal feedback path allows the registered ALU output to be routed to one of the ALU inputs, accommodating chain operations and accumulation. Furthermore, the A or B input can be forced to Zero allowing unary functions on either operand.

#### **ALU Operations**

The S0-S2 lines specify the operation to be performed. The ALU functions and their select codes are shown below.

S <sub>2</sub>	Sı	So	Function
0	0	0	CLEAR (F=00 0)
0	0	1	NOT (A) + B
0	1	0	A + NOT (B)
0	1	1	A + B
1	0	0	A XOR B
1	0	1	A OR B
1	1	0	A AND B
1	1	1	PRESET (F=11 1)

The functions B minus A and A minus B can be achieved by setting the carry input of the least significant slice and selecting codes 001 and 010 respectively.



Logic

DEVICES INCORPORATED

**Logic Products** 

LDS.381-0

#### **ALU Status**

The ALU provides Overflow and Zero status bits. Carry, Propagate, and Generate outputs are also provided for cascading. These outputs are defined for the three arithmetic functions only. The ALU sets the Zero output when all 16 output bits are zero. The Generate, Propagate, C16, and OVF flags for the A + B operation are defined in Table 1. The status flags produced for NOT(A) + B and A + NOT(B) can be found by complementing AI and BI respectively in Table 1.

#### **Operand Registers**

The L4C381 has two 16-bit wide input registers for operands A and B. These registers are rising edge triggered by a common clock. Each register is independently enabled by control signals ENA and ENB.

This architecture allows the LAC381 to accept arguments from a single 16-bit data bus. For those applications that do not require registered inputs, both the A and B operand registers can be bypassed with the FTAB control line. When the FTAB control is asserted, data is routed around the A and B input registers; however, they continue to function normally via the ENA and ENB controls. The contents of the input registers will again be available to the ALU if the FTAB control is released,

#### **Output Register**

The output of the ALU drives the input of a 16-bit register. This rising-edge-triggered register is clocked by the same clock as the input registers. The output register is enabled by the ENF control signal. By disabling the output register, intermediate results can be held while loading new input operands. Three-state drivers controlled by the OE input allow the L4C381 to be configured in a single bidirectional bus system.

TABLE 1: ALU STATUS FLAGS	
Bit Carry Generate = gi = AIBi,	for i = 0 15
Bit Carry Propagate = pi = Ai + Bi,	for i = 0 15
Po = po	
Pi = pi (Pi-1)	for i = 1 15
and	
Go = go	
Gl = gl + pl(Gl-1)	for i = 1 15
Cl = Gi-1 + Pi-1 (Co)	for i = 1 15
then	
G = NOT (G15)	
P = NOT (P15)	
C16 = G15 + P15C0	
OVF = C15 XOR C16	
	ļ

The output register can be bypassed by asserting the FTF control signal. When the FTF control is asserted, output data is routed around the output register, however, it continues to function normally via the ENF control. The contents of the output register will again be available on the output pins if FTF is released. With both FTAB and FTF true (high) the L4C381 is functionally identical to four cascaded 54S381-type devices.

#### **Operand Selection**

The two operand select lines OSA and OSB control multiplexers that precede the ALU inputs. These multiplexers provide an operand force-to-zero function as well as F register feedback to the B input. Table 2 shows the inputs to the ALU as a function of the operand select inputs. Either the A or B operands may be forced to zero,

When both operand select lines are low, the LAC381 is configured as a chain calculation ALU. The registered ALU output is passed back to the B

TABL	E 2: O	PERAND SELEC	TION CONTROL
OSB	, OSA	Operand B	Operand A
0	0	F	Α
0	1	0	Α Α
- 1	0	В	0
1	1	В	Α

input to the ALU. This allows accumulation operations to be performed by providing new operands via the A input port. The accumulator can be preloaded from the A input by setting OSA true. By forcing the function select lines to the CLEAR state (000), the accumulator may be cleared. Note that this feedback operation is not affected by the state of the FTF control. That is, the Foutputs of the L4C381 may be driven directly by the ALU (FTF = true). The output register continues to function, however, and provides the ALU B operand source.



Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
nput signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	25 mA

			NĢ																			

Mode

Temperature Range (Ambient)

**Supply Voltage** 

Active Operation, Commercial Active Operation, Military

0°C to +70°C -55°C to +125°C  $4.75~\text{V} \leq \text{V}_{\text{CC}} \leq 5.25~\text{V}$ 

4.50 V ≤ VCC ≤ 5.50 V

				T		Γ''''
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> OH	Output High Voltage	IOH = -2.0 mA	2.4			V
<b>V</b> OL	Output Low Voltage	IOL = 8.0 mÅ			0.5	٧
۷Ή	Input High Voltage		2.0		Vcc	٧
VIL	Input Low Voltage	(Note 3)			8.0	٧
МX	Input Current	Ground ≤ VIN ≤ VCC			±20	μА
loz	Output Leakage Current	Ground ≤ Vout ≤ Vcc			±20	μА
los	Output Short Current	Vout = Ground, Vcc = Max (Notes 4, 8)			-250	mA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		15	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)		-	1.0	mA



DEVICES INCORPORATE

**Logic Products** 

LDS.381-C

# SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C) (ris) Notes 9, 10

GUARANTEED MAXIMU	IN COMBI	NATIO	VAL DELA	YS								
To Output		L4C3	81-55			L4C3	81-40			L4C	381-26	
From Input	F0-F15	P,G	OVF,Z	C16	F0-F15	P,G	OVF,Z	C16	F0-F15	P,G	OVF,Z	C16
FTAB = 0, FTF = 0												
Clock	32	38	53	36	26	30	44	32	22	22	26	22
Co	—		34	22	<u> </u>	_	28	20	—		18	18
S0-S2, OSA, OSB	-	42	42	42	_	32	34	35		22	22	22
FTAB = 0, FTF = 1			2									
Clock	56	38	53	36	46	30	44	32	28	22	26	22
Co	37	_	34	22	30	-	28	20	22	<del></del>	18	18
So-S2, OSA, OSB	55	42	42	42	40	32	34	35	26	22	22	22
FTAB = 1, FTF = 0						٠.						
Ao-A15, Bo-B15	_	36	46	37	_	30	40	32	_	22	22	22
Clock	32				26	_	·	. —	22	_	. —	_
Co		_	34	22	_	_	28	20	_		18	18
So-S2, OSA, OSB	—	42	42	42	-	32	34	35	-	22	22	22
FTAB = 1, FTF = 1						-						
A0-A15, B0-B15	55	36	46	37	40	30	40	32	26	22	22	22
Clock (OSA,B=0)	56	38	53	36	46	30	44	32	28	22	26	22
Co	37		34	22	30	_	28	20	22	_	18	18
So-S2, OSA, OSB	55	42	42	42	40	32	34	35	26	22	22	22

		L4C3	81 <b>-</b> 55			L4C3	81-40		L4C381-26					
Input	FTA	3 = 0	FTA	B = 1	FTA	B <b>≈</b> 0	FTA	B = 1	FTA	B = 0	FTAB = 1			
	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold		
A0-A15, B0-B15	8	2	35	2	8	2	28	2	8	2	16	2		
Co	21	0	21	0	16	0	16	0	8	0	8	0		
So-S2, OSA, OSB	44	0	44	0	32	0	32	0	18	0	18	0		
ENA, ENB, ENF	10	2	10	2	10	2	10	2	8	2	8	2		

THREE S	TATE ENABLE	DISABLE TIME	s (Note 11)
	L4C381-55	L4C381-40	L4C381-26
ten	20	18	16
tois	20	18	16

CLOCK CYCLE TIME A	VD PULSE WID	TH	
	L4C381-55	L4C381-40	L4C381-26
Minimum Cycle Time	43	34	20
Highgoing Pulse	15	10	10
Lowgoing Pulse	15	10	10



5-122

L4C381

T-49-11

# SWITCHING CHARACTERISTICS — MILITARY OPERATING RANGE (-55°C to +125°C) (ns) Notes 9, 10

GUARANTEED MAXIMU	и Сомві	ΝΑΠΟΙ	YAL DELA	YS								
To Output		L4C3	81-65			L4C3	81-45			L4C	381-30	
From Input	F0-F15	P,G	OVF,Z	C16	F0-F15	P,G	OVF,Z	C16	F0F15	P,G	OVF,Z	C16
FTAB = 0, FTF = 0												
Clock	37	44	63	45	28	34	50	34	26	28	34	28
Co	_	_	42	25	<b> </b> -	_	32	23	_		22	22
So-S2, OSA, OSB	—	48	48	48	_	38	38	38	<b> </b> -	28	28	28
FTAB = 0, FTF = 1												
Clock	68	44	63	45	56	34	50	34	34	28	34	28
Co	42		42	25	32	_	32	23	26		22	22
So-S2, OSA, OSB	66	48	48	48	46	38	38	38	30	28	28	28
FTAB = 1, FTF = 0												
A0-A15, B0-B15	-	44	56	44	_	32	46	36	_	28	28	28
Clock	37	-	·	<u>-</u>	28	_	·		26			_
Co	-		42	25	-	_	32	23	-		22	22
So-S2, OSA, OSB	-	48	48	48	-	38	38	38	-	28	28	28
FTAB = 1, FTF = 1	1	.,						, , ,				
A0-A15, B0-B15	65	44	56	44	45	32	46	36	30	28	28	28
Clock (OSA,B=0)	68	44	63	45	56	34	50	34	34	28	34	28
Co	42	_	42	25	32	_	32	23	26	-	22	22
So-S2, OSA, OSB	66	48	48	48	46	38	38	38	30	28	28	28

		L4C3	81-65			L4C3	81-45	L4C381-30					
Input	FTAI	3 = 0	FTAB = 1		FTAI	3 = 0	FTAI	3 = 1	FTAI	3 = 0	FTAB =		
	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Holo	
Ao-A15, Bo-B15	10	3	43	3	8	3	33	3	8	3	20	3	
Co	25	0	25	0	20	0	20	0 -	12	0	12	0	
So-S2, OSA, OSB	50	0	50	0	36	0	36	0	20	0	20	0	
ENA, ENB, ENF	12	2	12	2	10	2	10	2	10	2	10	2	

Three State Enable/Disable Times (Note 11)				
	L4C381-65	L4C381-45	L4C381-30	
, ten	22	20	18	
tois	22	20	18	

CLOCK CYCLE TIME AND PULSE WIDTH				
	L4C381-65	L4C381-45	L4C381-30	
Minimum Cycle Time	52	38	26	
Highgoing Pulse	20	15	12	
Lowgoing Pulse	20	15	12	



16-bit Cascadable ALU

L4C381

T-49-11

### NOTES

1. Maximum Ratings indicate stress 5. Supply current for a given applicaspecifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Duration of the output short circuit should not exceed 30 seconds.

tion can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

V = suppy voltage

F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V. Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

5-124

a. A 0.1 µF ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.

# 16-bit Cascadable ALU

CASCADING THE L4C381

Cascading the LAC381 to 32 bits is accomplished simply by connecting the C16 output of the least significant slice to the C0 input of the most significant slice. The So-S2, OSA, OSB, ENA, ENB, and ENF lines are common to both devices. The Zero output flags should be logically ANDed to produce the Zero flag for the 32-bit result. The OVF and C16 outputs of the most significant slice are valid for the 32-bit result.


Propagation delay calculations for this configuration require two steps: First determine the propagation delay from the input of interest to the C16 output of the lower slice. Add this number to the delay from the C0 input of the upper slice to the output of interest


(of the Co setup time, if the F register is used). The sum gives the overall input-to-output delay (or setup time) for the 32-bit configuration. This method gives a conservative result, since the C16 output is very lightly loaded. Formulas for calculation of all critical delays for a 32-bit system are shown in Figures 1a through 1d.

Cascading to greater than 32 bits can be accomplished in two ways: The simplest (but slowest) method is to simply connect the C16 output of each slice to the C0 input of the next more significant slice. Propagation delays are calculated as for the 32-bit case, except that the C0 to C16 delays for all intermediate slices must be added to the overall delay for each path. A

faster method is to use an external carry-lookahead generator. The Pand G outputs of each slice are connected as inputs to the CLA generator, which in turn produces the Co inputs for each slice except the least significant. The C16 outputs are not used in this case, except for the most significant one, which is the carry out of the overall system. The carry in to the system is connected to the C0 input of the least significant slice, and also to the carry lookahead generator. Propagation delays for this configuration are the sum of the time to P, G, for the least significant slice, the propagation delay of the carry lookahead generator, and the C0 to output time of the most significant slice.

L4C381









DEVICES INCORPORATED

5







DEVICES INCORPORATED

L4C381

