

Integrated Device Technology, Inc.

# 32K x 8-BIT BiCMOS SRAM WITH ADDRESS LATCH

## ADVANCE INFORMATION IDT71B556

### FEATURES:

- 32K x 8 BiCEMOS™ Static RAM with Address Latch
- High-speed address/chip select time
  - Military: 20ns
  - Commercial: 12/15/20ns
- Two Chip Selects plus one Output Enable pin
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- Available in 32-pin sidebraze and plastic, 300 mil DIP and 32-pin, 300 mil SOJ packages
- Military product is fully compliant to MIL-STD-883, Class B

### DESCRIPTION:

The IDT71B556 is a 256,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high performance high-reliability BiCEMOS technology. This state-of-the-art technology, combined with innovative circuit design


techniques, provides a cost-effective solution for high-speed memory needs.

This memory is based on the standard 32K x 8 pinout and functionality, but also contains an address latch. When ALE is high the latch is transparent. When ALE is low, the address is latched.

Address access times as fast as 12 ns are available with power consumption of only 550mW (typ.). All inputs and outputs of the IDT71B556 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used.

The IDT71B556 is packaged in a 32-pin, 300-mil sidebraze; 32-pin, 300 mil plastic DIP and a 32-pin SOJ package. The IDT71B556 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAM



BiCEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990


©1990 Integrated Device Technology, Inc.

6.10 -- I

D5C-1090-

1

**PIN CONFIGURATIONS**



DIP/SOJ  
TOP VIEW

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Com'l.	MIL.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +125	°C
PT	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TRUTH TABLE<sup>(1)</sup>**

CS <sub>2</sub>	CS <sub>1</sub>	OE	WE	I/O	Function
X	H	X	X	Hi-Z	Deselect chip
L	L	X	X	Hi-Z	Deselect Chip
H	L	L	H	DOUT	Read
H	L	X	L	DIN	Write
H	L	H	X	Hi-Z	Output Disabled

**NOTE:**  
1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, x = Don't care.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	8	pF
C <sub>OUT</sub>	Output Capacitance	12	pF

**NOTE:**  
1. This parameter is guaranteed by device characterization, but not production tested.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5	—	0.8	V

**NOTE:**  
1. 1.5V undershoots are allowed for 10ns once per cycle.

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71556		Unit
			Min.	Max.	
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	—	5	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.	—	0.5	V
		I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	V

2957 tbl 05

6

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(VCC = 5.0V ± 10%)

Symbol	Parameter	71B556S12		71B556S15		71B556S20		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I <sub>CC</sub>	Dynamic Operating Current CS ≤ V <sub>IL</sub> , Outputs Open, VCC = Max., f = f <sub>MAX</sub> <sup>(3)</sup>	200	—	190	—	170	180	mA

**NOTES:**

1. All values are maximum guaranteed values.
2. f<sub>MAX</sub> = 1/trc.

2957 tbl 06

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1A, 1B & 1C

2957 tbl 07






Figure 1A. AC Test Load



\*Including jig and scope capacitance.

Figure 1B.



2957 drw 03b

Figure 1C. Lumped Capacitive Load, Typical Derating

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 10\%$ , All Temperature Ranges)

Symbol	Parameter	71B556-12 <sup>(1)</sup>		71B556-15 <sup>(1)</sup>		71B556-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
t <sub>RC</sub>	Read Cycle Time	12	—	15	—	20	—	ns
t <sub>CH</sub>	ALE High	6	—	7	—	10	—	ns
t <sub>CL</sub>	ALE Low	6	—	7	—	10	—	ns
t <sub>AS</sub>	ALE Setup Time	4	—	4	—	5	—	ns
t <sub>AA</sub>	Address Access Time	—	12	—	15	—	20	ns
t <sub>AH</sub>	Address Latch Hold	3	—	4	—	5	—	ns
t <sub>ACS</sub>	CS Access Time	—	7	—	8	—	10	ns
t <sub>OE</sub>	Output Enable Time	—	7	—	8	—	10	ns
t <sub>CLZ</sub> <sup>(2)</sup>	$\overline{CS}$ to Output in Low Z	3	—	4	—	5	—	ns
t <sub>CHZ</sub> <sup>(2)</sup>	$\overline{CS}$ to Output in High Z	—	4	—	5	—	6	ns
t <sub>OLZ</sub> <sup>(2)</sup>	$\overline{OE}$ to Output Low Z	3	—	4	—	5	—	ns
t <sub>OHZ</sub> <sup>(2)</sup>	$\overline{OE}$ to Output High Z	—	4	—	5	—	6	ns
t <sub>OH</sub>	Out Hold from Add Change	3	—	3	—	3	—	ns
<b>Write Cycle</b>								
t <sub>WC</sub>	Write Cycle Time	12	—	15	—	20	—	ns
t <sub>CH</sub>	ALE High	6	—	7	—	10	—	ns
t <sub>CL</sub>	ALE Low	6	—	7	—	10	—	ns
t <sub>AS</sub>	ALE Setup Time	0	—	0	—	0	—	ns
t <sub>AH</sub>	ALE Hold Time	3	—	4	—	5	—	ns
t <sub>AW</sub>	Address to End of Write	9	—	10	—	12	—	ns
t <sub>ASW</sub>	Address Setup Time	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	9	—	10	—	12	—	ns
t <sub>CW1</sub>	$\overline{CS}$ to End of Write	8	—	9	—	10	—	ns
t <sub>WR1</sub>	Write Recovery	0	—	0	—	0	—	ns
t <sub>WR2</sub>	Write Recovery	-1	—	-1	—	-1	—	ns
t <sub>WHZ</sub> <sup>(2)</sup>	$\overline{WE}$ to Output in High Z	—	5	—	6	—	7	ns
t <sub>DW</sub>	Data Set-Up	6	—	8	—	10	—	ns
t <sub>DH</sub>	Data Hold	2	—	2	—	2	—	ns
t <sub>OW</sub>	Output from End of Write	3	—	4	—	4	—	ns


**NOTES:**

1. 0° to +70°C temperature range only.
2. This parameter is guaranteed with the AC Load, Figure 1B, and is not tested.

2957 tbl 08

6

**TIMING WAVEFORM OF READ CYCLE<sup>(1,2,3)</sup>**




2957 drw 05

**NOTES:**

1. WE is high for read cycle.
2. Device is continuously selected, CS = V<sub>IL</sub>.
3. Address valid prior to or coincident with CS transition low.
4. Transition is measured ±200mV from steady state with 5pF load (including scope and jig).

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  Controlled)<sup>(1,2,5,6,7)</sup>**




2957 drw 06

**NOTES:**

1.  $\overline{OE}$  is low in order to show tWHZ and tOW.
2. A write occurs during the overlap (tWC and tWP) of  $\overline{CS}$  low and  $\overline{WE}$  low.
3. tWP is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  being deasserted.
4. During this period, the I/O pins are in the output state, and input signals must not be applied on these pins.
5. If  $\overline{CS}$  is asserted coincident with or after  $\overline{WE}$  goes low, the output will remain in a high impedance state.
6. If  $\overline{CS}$  is deasserted coincident with or before  $\overline{WE}$  goes high, the output will remain in a high impedance state.
7. The transition is measured  $\pm 200\text{mV}$  from steady state with a 5pF load.
8. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of tWP or (tWHZ + tOW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tOW. If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse width can be as short as the specified tWP.

6

**TIMING WAVEFORM OF WRITE CYCLE NO.2 ( $\overline{CS}$  Controlled)<sup>(1,2,4,5,6)</sup>**




**NOTES:**

1.  $\overline{OE}$  is low in order to show  $t_{WHZ}$  and  $t_{OW}$ .
2. A write occurs during the overlap ( $t_{WC}$  and  $t_{WP}$ ) of  $\overline{CS}$  low and  $\overline{WE}$  low.
3.  $t_{WP}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  being deasserted.
4. If  $\overline{CS}$  is asserted coincident with or after  $\overline{WE}$  goes low, the output will remain in a high impedance state.
5. If  $\overline{CS}$  is deasserted coincident with or before  $\overline{WE}$  goes high, the output will remain in a high impedance state.
6. The transition is measured  $\pm 200mV$  from steady state with a 5pF load.
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WHZ} + t_{DW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse width can be as short as the specified  $t_{WP}$ .

2957 drw 07

**ORDERING INFORMATION**



2957 drw 08