

## N & P-Channel 60-V (D-S) MOSFET

### Key Features:

- Low  $r_{DS(on)}$  trench technology
- Low thermal impedance
- Fast switching speed



### Typical Applications:

- White LED boost converters
- Automotive Systems
- Industrial DC/DC Conversion Circuits

PRODUCT SUMMARY		
$V_{DS}$ (V)	$r_{DS(on)}$ (m $\Omega$ )	$I_D$ (A)
60	35 @ $V_{GS} = 10V$	7.7
	50 @ $V_{GS} = 4.5V$	6.5
-60	57 @ $V_{GS} = -10V$	-5.0
	77 @ $V_{GS} = -4.5V$	-4.3



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ C$ UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Nch Limit	Pch Limit	Units
Drain-Source Voltage		$V_{DS}$	60	-60	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	$\pm 20$	
Continuous Drain Current <sup>a</sup>	$T_A = 25^\circ C$	$I_D$	7.7	-4.3	A
	$T_A = 70^\circ C$		6.5	-3.9	
Pulsed Drain Current <sup>b</sup>		$I_{DM}$	60	-60	
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	3	-2.9	A
Power Dissipation <sup>a</sup>	$T_A = 25^\circ C$	$P_D$	2.1	2.1	W
	$T_A = 70^\circ C$		1.3	1.3	
Operating Junction and Storage Temperature Range		$T_J, T_{stg}$	-55 to 150		$^\circ C$

THERMAL RESISTANCE RATINGS				
Parameter		Symbol	Maximum	Units
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 10$ sec	$R_{\theta JA}$	62.5	$^\circ C/W$
	Steady State		110	

### Notes

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse width limited by maximum junction temperature


## Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$ <b>(N-ch)</b>	1			V
		$V_{DS} = V_{GS}, I_D = -250 \mu A$ <b>(P-ch)</b>	-1			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20 V, V_{GS} = 0 V$ <b>(N-ch)</b>			1	uA
		$V_{DS} = -20 V, V_{GS} = 0 V$ <b>(P-ch)</b>			-1	
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} = 5 V, V_{GS} = 10 V$ <b>(N-ch)</b>	10			A
		$V_{DS} = -5 V, V_{GS} = -10 V$ <b>(P-ch)</b>	-10			A
Drain-Source On-Resistance <sup>a</sup>	$r_{DS(on)}$	$V_{GS} = 10 V, I_D = 5.4 A$ <b>(N-ch)</b>			33	m $\Omega$
		$V_{GS} = 4.5 V, I_D = 4.4 A$ <b>(N-ch)</b>			50	
		$V_{GS} = -10 V, I_D = -5.2 A$ <b>(P-ch)</b>			57	m $\Omega$
		$V_{GS} = -4.5 V, I_D = -4.2 A$ <b>(P-ch)</b>			77	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 V, I_D = 5.4 A$ <b>(N-ch)</b>		22		S
		$V_{DS} = -15 V, I_D = -5.2 A$ <b>(P-ch)</b>		25		S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 1.5 A, V_{GS} = 0 V$ <b>(N-ch)</b>		0.72		V
		$I_S = -1 A, V_{GS} = 0 V$ <b>(P-ch)</b>		-0.77		V
<b>Dynamic <sup>b</sup></b>						
Total Gate Charge	$Q_g$	N - Channel $V_{DS} = 30 V, V_{GS} = 4.5 V,$ $I_D = 5.4 A$		5		nC
Gate-Source Charge	$Q_{gs}$			3.9		
Gate-Drain Charge	$Q_{gd}$			8.2		
Turn-On Delay Time	$t_{d(on)}$	N - Channel $V_{DD} = 30 V, R_L = 5.6 \Omega, I_D = 5.4 A,$ $V_{GEN} = 10 V, R_{GEN} = 6 \Omega$		8		ns
Rise Time	$t_r$			9		
Turn-Off Delay Time	$t_{d(off)}$			49		
Fall Time	$t_f$			14		
Input Capacitance	$C_{iss}$	N - Channel $V_{DS} = 15 V, V_{GS} = 0 V, f = 1 MHz$		1465		pF
Output Capacitance	$C_{oss}$			126		
Reverse Transfer Capacitance	$C_{rss}$			114		
Total Gate Charge	$Q_g$	P - Channel $V_{DS} = -30 V, V_{GS} = -4.5 V,$ $I_D = -5.2 A$		20		nC
Gate-Source Charge	$Q_{gs}$			5.6		
Gate-Drain Charge	$Q_{gd}$			7.9		
Turn-On Delay Time	$t_{d(on)}$	P - Channel $V_{DD} = -30 V, R_L = 5.8 \Omega,$ $I_D = -5.2 A,$ $V_{GEN} = -10 V, R_{GEN} = 6 \Omega$		6		ns
Rise Time	$t_r$			13		
Turn-Off Delay Time	$t_{d(off)}$			71		
Fall Time	$t_f$			27		
Input Capacitance	$C_{iss}$	P - Channel $V_{DS} = -15 V, V_{GS} = 0 V, f = 1 MHz$		1817		pF
Output Capacitance	$C_{oss}$			129		
Reverse Transfer Capacitance	$C_{rss}$			111		


## Notes

- a. Pulse test: PW  $\leq$  300us duty cycle  $\leq$  2%.
- b. Guaranteed by design, not subject to production testing.


Typical Electrical Characteristics - N-channel




1. On-Resistance vs. Drain Current




2. Transfer Characteristics




3. On-Resistance vs. Gate-to-Source Voltage



4. Drain-to-Source Forward Voltage








5. Output Characteristics




6. Capacitance


Typical Electrical Characteristics - N-channel




Typical Electrical Characteristics - P-channel




1. On-Resistance vs. Drain Current




2. Transfer Characteristics




3. On-Resistance vs. Gate-to-Source Voltage



4. Drain-to-Source Forward Voltage




5. Output Characteristics




6. Capacitance


Typical Electrical Characteristics - P-channel




7. Gate Charge




8. Normalized On-Resistance Vs Junction Temperature



9. Safe Operating Area





10. Single Pulse Maximum Power Dissipation





11. Normalized Thermal Transient Junction to Ambient

Package Information

Land Pattern  
(Only for Reference)



DIM.	MILLIMETERS		
	MIN.	NOM.	MAX.
A	1.35	1.55	1.75
A(1)	0.10	0.18	0.25
B	0.38	0.45	0.51
C	0.19	0.22	0.25
D	4.80	4.90	5.00
E	3.80	3.90	4.00
e	1.27 BSC		
H	5.80	6.00	6.20
L	0.50	0.72	0.93
$\alpha$	0°	4°	8°
h	0.25	0.38	0.50



Note:

1. All Dimension Are In mm.
2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.
4. The Package Top May Be Smaller Than The Package Bottom.
5. Dimension "B" Does Not Include Dambar Protrusion. Allowable Dambar Protrusion Shall Be 0.08 mm Total In Excess Of "B" Dimension At Maximum Material Condition. The Dambar Cannot Be Located On The Lower Radius Of The Foot.