

Revised July 1989

COMPLEMENTARY MOS (CMOS) DIVIDER CIRCUITS

RED SERIES

RED 5/6	Divide by 5 or 6
RED 50/60	Divide by 50 or 60
RED 100/120	Divide by 100 or 120
RED 300/360	Divide by 300 or 360
RED 500/600	Divide by 500 or 600
RED 3000/3600	Divide by 3000 or 3600

FEATURES:

- Clock input pulse shaper accepts 50 Hz/60 Hz sine wave directly
- Fully static counter operation
- +4.5V to +15V operation ($V_{DD} - V_{SS}$)
- Low power dissipation
- High noise immunity
- Reset
- Input Enable
- 50 Hz/60 Hz division select input
- Output low power TTL compatible at +4.5V operation.
- All inputs protected.
- Square Wave Output (except for $\div 5$)

APPLICATION:


Time base generator from either 50 Hz or 60 Hz line frequency to produce:

10 pulses per second	(RED 5/6)
1 pulse per second	(RED 50/60)
1 pulse per 2 seconds	(RED 100/120)
1 pulse per .1 minute	(RED 300/360)
1 pulse per 10 seconds	(RED 500/600)
1 pulse per minute	(RED 3000/3600)

DESCRIPTION OF OPERATION:

The counter advances by one on each negative transition of the input clock pulse as long as the Enable signal is "High" and the Reset signal is "Low". When the Enable signal is "Low" the input clock pulses will be inhibited and the counter will be held at the state it was in prior to bringing the Enable "Low". A "High" Reset signal clears the counter to zero count.

Depending on the device used, a "Low" on the Division Select input will cause a Divide by 6, 60, 120, 360, 600 or 3600. A "High" on the Division Select will cause a Divide by 5, 50, 100, 300, 500 or 3000.



TOP VIEW

STANDARD
8 PIN PLASTIC DIP

*Marking as follows:

PART	MARKING
RED 5/6	RED 6
RED 50/60	RED 60
RED 100/120	RED 120
RED 300/360	RED 360
RED 500/600	RED 600
RED 3000/3600	RED 3600

MAXIMUM RATINGS:

	Symbol	Value	Unit
DC Supply Voltage:	V_{DD}	+18 to -0.5	Vdc
Input Voltage:	V_{IN}	V_{DD} to V_{SS}	Vdc
Oper. Temp. Range:	TA	-40 to +85	°C
Storage Temp. Range:	Tstg	-65 to +150	°C

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

ELECTRICAL CHARACTERISTICS: (TA = 25° unless otherwise specified)

TEST CONDITIONS: V_{SS} = 0V
 Output Capacitance Load = 15 pF
 Input Rise and Fall times = 20 ns, except clock Rise and Fall times

	V _{DD}	Min	Max	Units	Input Capacitance:	(Any Input)	5	pF
Quiescent Device Current:	5V		10	uA	Clock Rise and Fall Time:	5V	No Maximum Limit	
Output Voltage, Low Level:	10V		20	uA	Clock Frequency:	10V	No Maximum Limit	
High Level:	5V	4.99	0.01	Volts	Input Clock Pulse Width:	5V	DC	600
Clock Input Voltage, Low Level:	10V	9.99	0.01	Volts	Output Rise and Fall Time:	10V	DC	1200
High Level:	5V	4	1	Volts	Propagation Delay to Output:	5V	800	225
Input Noise Immunity (except clock):	10V	8	2	Volts	Enable Set-up Time:	10V	400	150
(Low and High)	5V	1.5		Volts	Reset Pulse Width:	5V		1500
Output Drive Current:	10V	3.0		Volts	Reset Removal Time:	10V		750
N Channel Sink Current:	4.5V	0.18		mA	Reset Propagation Delay to Output:	5V	800	300
(V _{out} = V _{SS} + .4V)	10V	0.45		mA		10V	400	150
P Channel Source Current:	4.5V	0.3		mA		5V		1200
(V _{out} = V _{DD} - 1V)	10V	0.75		mA		10V		600

ENABLE SIGNAL TIMING CONSIDERATION

If the Enable signal switches Low during a positive clock phase and then switches High during a negative clock phase, a false count will be registered.

To prevent this from happening, the Enable signal should not switch Low during a positive clock phase unless the switch to High also occurs during a positive clock phase. The Enable signal should normally be switched during a negative clock phase.

