

LH525C9T

1

Contents

1.	bescription							- '		Ī			•	•		•	•	•	•	-	•	•	•
2.	Pin Configuration · · ·		٠.	•	•	•	-													•	•	•	2
3.	Truth Table				•	•							•	•	•		•				•		3
4.	Block Diagram				•						•	•	•		-	-			•				3
5.	Absolute Maximum Ratings				٠	•	•																4
6.	Recommended DC Operating Cond	li t	i on	s				•						•	•		•			•		•	4
7.	DC Electrical Characteristics	S		•	•	•	•	•		•	•	•			•					•	•	•	4
8.	AC Electrical Characteristics	S		•	•		•	•		•	•		-				•						•
9.	Data Retention Characteristic	cs		•	•		•	•	. .		•	•					•	٠	•			•	•
0.	Pin Capacitance · · ·	•					•	•			•	•	٠	•			•	•	•	•		•	•
.1.	Timing Chart · · ·						•	•		•	٠		•	•	•	•	•	•		•	•		,
2.	Package and Packing Specific	ati	on																				10



1. Decription

The LH52256CT-10LL is a static RAM organized as 32, 768×8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CNOS process technology.

Features

OAccess Time 100 ns (Max.)
O0perating current 40 mA (Max.)

10 mA (Max. trc. twc=1 μ s)

OData retention current \cdots 1.0 μ A (Max. Vccpx = 3 V, Ta = 25°C)

OWide operating voltage range · · · · 4.5 V to 5.5 V Operating temperature · · · · 0 ℃ to +70 ℃

OFully static operation


OThree-state output

ONot designed or rated as radiation hardened


 \bigcirc 2 8 pin TSOP (TSOP 28-P-0813) plastic package

ON-type bulk silicon

2. Pin Configuration



Pin Name	Function
A 0 to A14	Address inputs
CE	Chip enable
WE	Write enable
ŌE	Output enable
I /O 1 to I /O 8	Data inputs/outputs
Vcc	Power supply
GND	Ground



SHARP

5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage (*1)	Vcc	-0.5 to $+7.0$	V
Input voltage (*1)	Vin	-0.5 (*2) to Vcc+0.5	V
Operating temperature	Topr	0 to +70	r
Storage temperature	Tsig	-65 to +150	r

Note) *1. The maximum applicable voltage on any pin with respect to GND. *2. Undershoot of -3.0V is allowed width of pluse bellow 50ns.

6. Recommended DC Operating Conditions

(Ta= 0℃ to +70℃)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage	VIH	2.2		Vcc+0.5	V
	VIL	-0.5(*3)		0.8	V

Note) ± 3 . Undershoot of -3.0V is allowed width of pluse below 50ns.

7. DC Electrical Characteristics

(Ta = 0 °C to + 7 °C , Vcc = 4.5 V to 5.5 V)

Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage	ILI	V _{IN} =0V to Vcc	-1.0		1.0	μA
Output leakage current	ILO	CE =V _{IH} or OE =V _{IH} V _{I/O} =OV to Vcc	-1.0		1.0	μA
Operating supply	Icc	Minimum cycle V ₁₈ =V ₁₀ or V ₁₀ , I ₁ / ₀ =OmA, CE =V ₁₀		2 0	4 0	m A
current	Iccı	tec, two =1 μ s $V_{1K} = V_{1L}$ or V_{1H} , $I_{1/0} = OmA$, $\overline{CE} = V_{1L}$			1 0	m A
Standby	Isa	<u>CE</u> ≥V _{cc} -0. 2V		0,6	4 0	μΑ
current	Issi	CE =Vtx			3	m A
Output	Vol	IoL= 2.1mA			0.4	V
voltage	Vон	Ion=-1. OmA	2.4			V

Note) *4. Typical values at Vcc=5. 0V, Ta=25℃.

SHARP

8, AC Electrical Characteristics

AC Test Conditions

Input pulse level	0.6 V to 2.4 V
Input rise and fall time	10 n s
Input and Output timing Ref. level	1.5 V
Output load	1TTL+C _L (100pF) (*5)

Note) *5. Including scope and jig capacitance.

Read cycle

(Ta = 0 % to + 7 0 % , Vcc = 4.5 V to 5.5 V)

Parameter	Symbol	Min.	Max,	Unit
Read cycle time	trc	100		ns
Address access time	t aa		100	ns
CE access time	t ACE		100	ns
Output enable to output valid	toε		5 0	ns
Output hold from address change	t on	10		ns
CE Low to output active	tız	10		ns
OE Low to output active .	tolz	5		пѕ
CE High to output in High impedance	t nz	0	4 0	ns
OE High to output in High impedance	tonz	0	4 0	ns

Write cycle

 $(Ta = 0 \ \ \text{to} + 7 \ 0 \ \ \ , Vcc = 4 \ . 5 \ \ V \ \ \text{to} \ \ 5 \ . 5 \ \ V)$

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	t wc	100		ns	
CE Low to end of write	tcw	80		ns	
Address valid to end of write	t aw	8 0		ns	1
Address setup time	tas	0		ns	
Write pluse width	twp	7 5		пз	1
Write recovery time	twn	0		ns	
Input data setup time	t pw	4 0		ns	
Input data hold time	t DH	0		ns	
WE High to output active	tow	5		ns	*
WE Low to output in High impedance	t wz	0	4 0	ns	1 *
OE High to output in High impedance	tonz	0	4 0	ns	*

Note) \pm 6. Active output to High impedance and High impedance to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.

9. Data Retention Characteristics

(Ta= 0℃ to +70℃)

Paramenter	Symbol	Conditions		Min.	Typ. (*7)	Max.	Unit
Data Retention supply voltage	Vccdr	CE≥ Vccdr-0.2V	,	2.0		5.5	v
Data Retention	Iccdr	Vccdr=3 V	T a = 2 5 ℃		0.3	1.0	μА
supply current			T a = 4 0 °C			3.0	μΑ
		CE≥ Vccdr-0, 2 V	7			1 5	μΑ
Chip enable setup time	tcor			0			ns
Chip enable	tr			(*8)			
hold time				trc			n s

Note) ∗7. Typical values at Ta=25℃

≉8. Read Cycle


10. Pin Capacitance

 $(Ta = 2.5 \, \text{C}, f = 1 \, \text{MHz})$


Parameter	Symbol	Conditions	Min.	Тур,	Max.	Unit	
Input capacitance	Cin	$V_{1N} = 0 V$			7	рF	*
I/O capacitance	C1/0	V _{1/0} = 0 V			1 0	p F	*

Note) * 9. This parameter is sampled and not production tested.





Write cycle timing chart - (OE Low fixed)




- Note) * 11. A write occurs during the overlap of a low $\overline{\text{CE}}$, and a low $\overline{\text{WE}}$,

 A write begins at the latest transition among $\overline{\text{CE}}$ going low, and $\overline{\text{WE}}$ going low.

 A write ends at the earliest transition among $\overline{\text{CE}}$ going high, and $\overline{\text{WE}}$ going high.

 two is measured from the beginning of write to the end of write.
 - * 12. tor is measured from the later of $\overline{\text{CE}}$ going low to the end of write.
 - * 13. the is measured from the address valid to the beginning of write.
 - * 14. tm is measured from the end of write to the address change.
 - * 15. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - * 16. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - * 17. If CE goes high simultaneously with WE going high or before WE going high, the outputs remain in high impedance state.



12 Package and packing specification

1. Package Outline Specification Refer to drawing No.AA1068


2. Markings

2-1. Warking contents

(1) Product name : LH52256CT-10LL

(2) Company name : SHARP

(3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

2-2. Warking layout

Refer drawing No. AA1068

(This layout do not define the dimensions of marking character and marking position.)

3. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

3-1. Packing Materials

Material Name	Material Specificaiton	Purpose
Tray	Conductive plastic (80devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (ltray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (lbag/case)	Drying of device
Des iccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case	Card board (800devices/case)	Packaging of device
Label	Paper	Indicates part number, quantity and date of manufacture
Outer case	Card board	Outer packing of tray

(Devices shall be placed into a tray in the same direction.)

SHARP

- 3-2. Outline dimension of tray Refer to attached drawing
- 4. Storage and Opening of Dry Packing
 - 4-1. Store under conditions shown below before opening the dry packing

(1) Temperature range : 5~40℃

(2) Humidity : 80% RH or less

- 4-2. Notes on opening the dry packing
 - (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
 - (2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.
- 4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25°C and a relative humidity of 60% or less and mount ICs within 3 days after opening dry packing.
- 4-4. Baking (drying) before mounting
 - (1) Baking is necessary
 - (A) If the humidity indicator in the desiccant becomes pink
 - (B) If the procedure in section 4-3 could not be performed
 - (2) Recommended baking conditions
 If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 16-24 hours at 120°C.
 Heat resistance tray is used for shipping tray.
- . 5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1 . Soldering conditions (The following conditions are valid only for one time soldering.)

Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering	Peak temperature of 230°C or less,	IC surface
(air)	duration less than 15 seconds.	
	200℃ or over, duration less than 40 seconds.	
	Temperature increase rate of 1~4°C/second,	
Manual soldering	260℃ or less, duration less	IC outer lead
(soldering iron)	than 10 seconds.	surface

- 5-2. Conditions for removal of residual flux
 - (1) Ultrasonic washing power : 25 Watts/liter or less (2) Washing time : Total I minute maximum
 - (3) Solvent temperature : 15~40℃

