

December 2000

QFET™

FQD5N20L / FQU5N20L

200V LOGIC N-Channel MOSFET


General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supplies, and motor control.

Features

- 3.8A, 200V, $R_{DS(on)} = 1.2\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 4.8 nC)
- Low Crss (typical 6.0 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability
- Low level gate drive requirement allowing direct operation from logic drivers







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD5N20L / FQU5N20L	Units	
V _{DSS}	Drain-Source Voltage		200	V	
I _D	Drain Current - Continuous (T _C = 25	°C)	3.8	Α	
	- Continuous (T _C = 10	0°C)	2.4	Α	
I _{DM}	Drain Current - Pulsed	(Note 1)	15.2	А	
V_{GSS}	Gate-Source Voltage		± 20	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	60	mJ	
I _{AR}	Avalanche Current	(Note 1)	3.8	Α	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	3.7	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns	
P _D	Power Dissipation (T _A = 25°C) *		2.5	W	
	Power Dissipation (T _C = 25°C)		37	W	
	- Derate above 25°C		0.29	W/°C	
T_J , T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	200			V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.18		V/°C
I _{DSS}	Zana Cata Valta na Brain Commant	V _{DS} = 200 V, V _{GS} = 0 V			1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 160 V, T _C = 125°C		-	10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
On Cha	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1.0		2.0	V
R _{DS(on)}	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_D = 1.9 \text{ A}$ $V_{GS} = 5 \text{ V}, I_D = 1.9 \text{ A}$ (Note 4)		0.94	1.2	Ω
20(0)	On-Resistance			0.98	1.25	
9 _{FS}	Forward Transconductance	V _{DS} = 30 V, I _D = 1.9 A		3.35		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		250 40 6	325 50 8	pF pF pF
	ing Characteristics					
t _{d(on)}	Turn-On Delay Time			9	25	ns
t _r	Turn-On Rise Time	$V_{DD} = 100 \text{ V}, I_D = 4.5 \text{ A},$		90	190	ns
t _{d(off)}	Turn-Off Delay Time	$R_G = 25 \Omega$ (Note 4, 5)		15	40	ns
t _f	Turn-Off Fall Time			50	110	ns
Q _g	Total Gate Charge	V _{DS} = 160 V, I _D = 4.5 A,		4.8	6.2	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 \text{ V}$ (Note 4, 5)		1.2		nC
Q _{gd}	Gate-Drain Charge	1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		2.4		nC
	Source Diode Characteristics a	nd Maximum Ratings	1			
I _S	Maximum Continuous Drain-Source Did			3.8	Α	
J	Maximum Pulsed Drain-Source Diode Forward Current				15.2	A
I _{SM}	Maximum Pulsed Drain-Source Diode r			i e		
I _{SM} V _{SD}		$V_{GS} = 0 \text{ V}, I_{S} = 3.8 \text{ A}$			1.5	V
I _{SM} V _{SD} t _{rr}	Drain-Source Diode Forward Voltage Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 3.8 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 4.5 \text{ A},$ (Note 4)		 95	1.5	V ns

- $\label{eq:Notes:Notes:Notes:1} \begin{tabular}{ll} \textbf{Notes:} \\ \textbf{1.} & \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature } \textbf{2.} \ L = 6.2 \text{mH, } \ |_{A_S} = 3.8 \text{A, } \ |_{DD} = 50\text{V, } \ R_G = 25 \ \Omega. \ \text{Starting } \ T_J = 25^{\circ}\text{C} \\ \textbf{3.} \ |_{SD} \le 4.5 \text{A, } \ \text{di/dt} \le 300 \text{A/µs, } \ V_{DD} \le BV_{DSS,} \ \text{Starting } \ T_J = 25^{\circ}\text{C} \\ \textbf{4.} & \textbf{Pulse Test: Pulse width} \le 300 \text{µs, } \ \text{Duty cycle} \le 2\% \\ \textbf{5.} & \textbf{Essentially independent of operating temperature} \\ \end{tabular}$

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A2, December 2000

Typical Characteristics (Continued)







Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A2, December 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms












©2000 Fairchild Semiconductor International Rev. A2, December 2000






IPAK







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx $^{\text{TM}}$ HiSeC $^{\text{TM}}$ Bottomless $^{\text{TM}}$ ISOPLANAR $^{\text{TM}}$ CoolFET $^{\text{TM}}$ MICROWIRE $^{\text{TM}}$ CROSSVOLT $^{\text{TM}}$ POP $^{\text{TM}}$ E 2 CMOS $^{\text{TM}}$ PowerTrench $^{\text{®}}$

FACT™ QFET™ FACT Quiet Series™ QS™

FAST® Quiet Series $^{\text{TM}}$ SuperSOT $^{\text{TM}}$ -3 SuperSOT $^{\text{TM}}$ -6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SuperSOT™-8 SvncFET™

TinyLogic™

UHC™

 VCX^{TM}

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000



back to top

Features

- 3.8A, 200V, $R_{DS(on)} = 1.2\Omega$ @ $V_{GS} = 10V$
- Low gate charge (typical 4.8nC)
- Low Crss (typical 6.0pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- Low level gate drive requirement allowing direct operation from logic drivers

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQD5N20LTM	Full Production	\$0.365	TO-252(DPAK)	2	TAPE REEL
FQD5N20LTF	Full Production	\$0.365	TO-252(DPAK)	2	TAPE REEL

^{* 1,000} piece Budgetary Pricing

back to top

Models

Package & leads	Package & leads Condition		Software version	Revision date	
PSPICE					
TO-252(DPAK)-2	Electrical	-55°C to 150°C	9.2	Sep 3, 2001	

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor