

## 1M x 16 SRAM MODULE

## SYS161000FKX - 70/85/10/12

Issue 1.4 : January 1999

### 11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230


### Description

The SYS161000FKX is a plastic 16Mbit Static RAM Module in a 44 pin DIP package. The module utilises four 512Kx8 SRAMs housed in TSOPII packages, surface mounted onto an FR4 epoxy substrate. The RAMs are organised as two banks of 512Kx16 each. The upper address line is used to select one of the two banks, and using  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  as two extra chip select functions for Lower Byte and Upper Byte control, respectively.


The module is completely asynchronous, static design requiring no clocks or refreshing.

### **Features**

- Access Times of 70/85/100/120 ns.
- 44 pin DIL Package.
- 5 Volt Supply ± 10%
  - Power Dissipation:
    Operating 1.20 W (Max.)
    Standby -L Version (CMOS) 2.64 mW (Max.)
- Completely Static Operation.
- Low Voltage V<sub>CC</sub> Data Retention.
- · On-board Supply Decoupling Capacitors.
- Provides upgrade from JEDEC Standard 64Kx16 40 pin modules..



#### Pin Functions Address Inputs A0 - A19 Data Input/Output D0 - D15 $\overline{\mathsf{cs}}$ Chip Select WE Write Enable LВ Lower Byte Enable Upper Byte Enable **UB** Output Enable <u>OE</u> Power (+5V) V<sub>cc</sub> GND Ground



### **Package Details**

Plastic 44 Pin Dual-In-Line (DIP)

### DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)						
Parameter	Symbol	Min	Тур	Мах	Unit	
Voltage on any pin relative to V <sub>ss</sub>	$V_{T}^{(2)}$	-0.3	-	7.0	V	
Power Dissipation	$P_{\!\scriptscriptstyleT}$	-	-	2.0	W	
Storage Temperature	T <sub>STG</sub>	-55	-	125	°C	

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2)  $V_T$  can be -3.0V pulse of less than 30ns.

Recommended Operat	ing Conditions	)				
Parameter		Symbol	Min	Тур	Max	Unit
Supply Voltage		V <sub>cc</sub>	4.5	5.0	5.5	٧
Input High Voltage		$V_{IH}$	2.2	=	$V_{CC} + 0.3$	V
Input Low Voltage		$V_{_{IL}}$	-0.3	-	8.0	V
Operating Temperature	(Commercial)	$T_{A}$	0	-	70	°C
	(Industrial)	T <sub>AI</sub>	-40	-	85	°C

DC Electrical Characteristics	(V <sub>cc</sub> =	5V±10%) TA 0 to 70 °C				
Parameter	Symbol	Test Condition	Min	Тур	max	Unit
I/P Leakage Current Address, OE, WE	I <sub>LI</sub>	$0V \le V_{IN} \le V_{CC}$	-4	-	4	μΑ
Output Leakage Current	$I_{LO}$	$\overline{\text{CS}} = V_{\text{IH}} V_{\text{I/O}} = \text{GND to } V_{\text{CC}}$	-2	-	2	μΑ
Operating Supply Current 16-bit mode	l <sub>CC1</sub>	Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	215	mA
Standby Supply Current TTLlevels	s I <sub>SB1</sub>	$\overline{CS} = V_{IH}$	-	-	20	mΑ
CMOS levels	s I <sub>SB2</sub>	$\overline{\text{CS}} \ge V_{\text{CC}}^{-0.2V}, \ 0.2 \le V_{\text{IN}} \le V_{\text{CC}}^{-0.2V}$	-	-	8	mA
-L Version (CMOS	) I <sub>SB3</sub>	$\overline{\text{CS}} \ge V_{\text{CC}}^{-0.2V}, \ 0.2 \le V_{\text{IN}} \le V_{\text{CC}}^{-0.2V}$	-	-	480	mA
Output Voltage	$V_{_{\mathrm{OL}}}$	I <sub>OL</sub> = 8.0mA	-	-	0.4	V
	${\bf V}_{\rm OH}$	$I_{OH} = -4.0 \text{mA}$	2.4	-	-	٧

Typical values are at  $V_{\rm CC}$ =5.0V, $T_{\rm A}$ =25°C and specified loading.

Capacitance (V <sub>cc</sub> =5V±10%,T <sub>A</sub> =25°C)		Note: Capacitano	e calculated	l, not measur	red.
Parameter	Symbol	Test Condition	max	Unit	
Input Capacitance (Address, OE, WE)	C <sub>IN1</sub>	$V_{IN} = 0V$	48	pF	
I/P Capacitance (other)	$C_{_{\rm IN2}}$	$V_{IN} = 0V$	12	pF	
I/O Capacitance	$C_{_{\text{I/O}}}$	$V_{VO} = 0V$	24	pF	

## **AC Test Conditions**

## **Output Load**


\* Input pulse levels: 0V to 3.0V

\* Input rise and fall times: 5ns

\* Input and Output timing reference levels: 1.5V

\* Output load: see diagram

\*  $V_{CC}$ =5 $V\pm10\%$ 



## **Operation Truth Table**

<del>cs</del>	ŪΒ	ĪВ	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	Х	Х	Х	Х	High Impedance	I <sub>SB1</sub> , I <sub>SB2</sub> , I <sub>SB3</sub> , I <sub>SB4</sub>	Standby
L	Н	Н	Х	Х	High Impedance	I <sub>SB1</sub> , I <sub>SB2</sub> , I <sub>SB3</sub> , I <sub>SB4</sub>	Standby
L	L	L	L	L	D <sub>0-15</sub> IN	Icc1 / 2	Write
L	L	L	L	Н	D <sub>0-15</sub> OUT	lcc1 / 2	Read
L	L	L	Н	L	D <sub>0-15</sub> IN	Icc1 / 2	Write
L	L	L	Н	Н	High-Impedance	Icc <sub>1</sub>	High-Z
L	Н	L	L	L	D <sub>0-7</sub> IN	Icc1 / 2	Write LB
L	Н	L	L	Н	D <sub>0-7</sub> OUT	Icc1 / 2	Read LB
L	Н	L	Н	L	D <sub>0-7</sub> IN	Icc1 / 2	Write LB
L	Н	L	Н	Н	High-Impedance	Icc1 / 2	High-Z
L	L	Н	L	L	D <sub>8-15</sub> IN	Icc1 / 2	Write UB
L	L	Н	L	Н	D <sub>8-15</sub> OUT	Icc1 / 2	Read UB
L	L	Н	Н	L	D <sub>8-15</sub> IN	Icc1 / 2	Write UB
L	L	Н	Η	Ι	High-Impedance	Icc1 / 2	High-Z

Notes :  $H = V_{|H}$  :  $L = V_{|L}$  :  $X = V_{|H}$  or  $V_{|L}$ 

Low V <sub>cc</sub> Data Retention Characteristics - L & P Version's Only.											
Parameter	Symbol	Test Condition	min	<i>typ</i> <sup>(1)</sup>	max	Unit					
V <sub>cc</sub> for Data Retention	V <sub>DR</sub>	CS <sub>≥</sub> V <sub>cc</sub> -0.2V	2.0	-	-	V					
Data Retention Current -L Version	<sub>CCDR1</sub> (2)	$V_{CC} = 3.0V, V_{IN} \ge 0, \overline{CS} \ge V_{CC} - 0.2V$	-		280	mΑ					
CS High to Data Retention Time	$t_{\scriptscriptstyle{CDR}}$	See Retention Waveform	0	-	-	ns					
Operation Recovery Time	$t_{_{R}}$	See Retention Waveform	5	-	-	ms					

Notes (1) Typical figures are measured at 25°C.


(2) This parameter is guaranteed not tested.

# **AC OPERATING CONDITIONS**

Read Cycle										
		-70		-85		-10		-12		
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit
Read Cycle Time	t <sub>rc</sub>	70	-	85	-	100	-	120	-	ns
Address Access Time	t <sub>AA</sub>	-	70	-	85	-	100	-	120	ns
CS, LB, UB Access Time	t <sub>ACS</sub>	-	70	-	85	-	100	-	120	ns
Output Enable to Output Valid	t <sub>oe</sub>	-	35	-	45	-	50	-	55	ns
Output Hold from Address Change	$t_{OH}$	10	-	10	-	10	-	10	-	ns
Chip Selection to Output in Low Z	$t_{\scriptscriptstyle{CLZ}}$	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	$t_{\scriptscriptstyleOLZ}$	5	-	5	-	5	-	5	-	ns
Chip Deselection to O/P in High Z	t <sub>CHZ</sub>	0	30	0	35	0	40	0	45	ns
Output Disable to Output in High Z		0	25	0	30	0	35	0	40	ns

Write Cycle										
		-70		-85		-10		-12		
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit
Write Cycle Time	$t_{wc}$	70	-	85	-	100	-	120	-	ns
CS, LB, UB to End of Write	$t_{cw}$	60	-	75	-	80	-	90	-	ns
Address Valid to End of Write	t <sub>aw</sub>	60	-	75	-	80	-	90	-	ns
Address Setup Time	t <sub>as</sub>	0	-	0	-	0	-	0	-	ns
Write Pulse Width	$t_{WP}$	50	-	55	-	70	-	80	-	ns
Write Recovery Time	$t_{w_R}$	5	-	5	-	5	-	5	-	ns
Write to Output in High Z	$t_{wHZ}$	0	30	0	30	0	35	0	40	ns
Data to Write Time Overlap	$t_{DW}$	30	-	35	-	40	-	45	-	ns
Data Hold from Write Time	$t_{DH}$	0	-	0	-	0	-	0	-	ns
Output active from end of write	$t_{ow}$	5	-	5	-	5	-	5	-	ns


## Read Cycle Timing Waveform (1.2)




## **AC Read Characteristics Notes**

- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition,  $t_{CHZ}$  (max) is less than  $t_{CLZ}$  (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

## Write Cycle No.1 Timing Waveform(1.4)




## Write Cycle No.2 Timing Waveform (1,5)



### **AC Write Characteristics Notes**


- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of  $\overline{CS}/\overline{LB}/\overline{UB}$  and  $\overline{WE}$  low.
- (3) If  $\overline{OE}$ ,  $\overline{CS}/\overline{LB}/\overline{UB}$ , and  $\overline{WE}$  are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5)  $\overline{OE}$  is continuously low.
- (6) Address is valid prior to or coincident with  $\overline{CS}/\overline{LB}/\overline{UB}$  and  $\overline{WE}$  low, too avoid inadvertant writes.
- (7)  $\overline{\text{CS/LB/UB}}$  or  $\overline{\text{WE}}$  must be high during address transitions.
- (8) When  $\overline{CS}/\overline{LB}/\overline{UB}$  is low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

### **Data Retention Waveform**




Package Information Dimensions in mm

## Plastic 44 Pin 0.6" Dual-In-Line (DIP)



## **Ordering Information**



#### Note:

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.