



Integrated Device Technology, Inc.

# 128KB/256KB/512KB SECONDARY CACHE MODULES FOR THE INTEL® i486™ CPU/82420TX PCI SET

PRELIMINARY  
IDT7MP6133  
IDT7MP6134  
IDT7MP6135  
IDT7MP6151  
IDT7MP6152  
IDT7MP6153

**FEATURES**

- 128KB/256KB/512KB secondary cache module family
- Ideal for use with Intel i486 CPU-based systems that use the Intel 82420TX PCIset core logic
- Operates with external i486 processor speeds of 33MHz
- Supports 128MB of cacheable memory
- Low cost low profile cardedge module with 112 leads
- Uses Burndy Computerbus™ connector, part number CELP2X56SC3Z48
- Presence detect pins map directly into 82424TX CDC
- Single 5V ( $\pm 5\%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity

**DESCRIPTION**


The IDT7MP6133/34/35 and IDT7MP6151/52/53 are members of a family of low-cost secondary caches that are ideal for use with Intel i486 CPU-based systems using the Intel 82420TX PCIset core logic. The IDT7MP6133/34/35 and IDT7MP6151/52/53 use IDT's asynchronous SRAMs and one IDT74FCT162373 balanced drive Double-Density™ latch in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. High speeds are achieved using IDT's high-performance, high-reliability CMOS technology.

The low-profile cardedge package configuration allows 112 signal leads to be placed on a package 3.15" long. Depending on which cache configuration is used, the module is a maximum of 0.365" thick and a maximum of 1.2" tall.

The IDT7MP6133/34/35 and IDT7MP6151/52/53 operate from single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

**FUNCTIONAL BLOCK DIAGRAM**

IDT7MP6133/51 AND IDT7MP6135/53 – 128KB/512KB VERSIONS



Double-Density is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.  
All others are trademarks of their respective companies

2929.dwg.01

**COMMERCIAL TEMPERATURE RANGE**

©1993 Integrated Device Technology, Inc.


7.20

OCTOBER 1993

DSC-7106/5

1

## FUNCTIONAL BLOCK DIAGRAM IDT7MP6134/52 – 256KB VERSIONS



## PIN CONFIGURATION

GND	57	1	GND
D0	58	2	D1
D2	59	3	D3
D4	60	4	D5
D6	61	5	D7
VCC	62	6	VCC <sup>(2)</sup>
(2) N.C.	63	7	N.C. <sup>(2)</sup>
D8	64	8	D9
D10	65	9	D11
D12	66	10	D13
GND	67	11	GND
D14	68	12	D15
D16	69	13	D17
D18	70	14	D19
D20	71	15	D21
VCC	72	16	VCC
D22	73	17	D23
(2) N.C.	74	18	N.C. <sup>(2)</sup>
D24	75	19	D25
D26	76	20	D27
GND	77	21	GND
D28	78	22	D29
D30	79	23	D31
A2-0	80	24	A2-1 <sup>(1)</sup>
A3-0	81	25	A3-1 <sup>(1)</sup>
VCC	82	26	VCC
A4	83	27	A5
A6	84	28	A7
A8	85	29	A9
A10	86	30	A11
A12	87	31	A13
A14	88	32	A15
A16	89	33	A17
A18	90	34	N.C.
GND	91	35	GND
DIRTYI	92	36	DIRTYO
TAG0	93	37	TAG1
TAG2	94	38	TAG3
TAG4	95	39	TAG5
GND	96	40	GND
TAG6	97	41	TAG7 <sup>(3)</sup>
VALID	98	42	TAG8 <sup>(3)</sup>
TAGCS	99	43	ALE
TAGWE	100	44	WE0
VCC	101	45	VCC
GND	102	46	GND
TAGOE	103	47	WE1
DIRTYWE	104	48	WE2
DIRTYCS	105	49	WE3
VCC	106	50	VCC
OE0	107	51	OE1 <sup>(1)</sup>
CS0	108	52	CS1 <sup>(1)</sup>
PD0	109	53	PD1
PD2	110	54	PD3
PD4	111	55	N.C.
GND	112	56	GND

## LOW PROFILE CARDEDGE MODULE TOP VIEW

### NOTES:

- These pins are N.C. (no connect) on the IDT7MP6133, IDT7MP6135, IDT7MP6151 and IDT7MP6153 modules
- Please consult the factory regarding the IDT7MP6164 and IDT7MP6165 module versions that support parity
- These pins are N.C. (no connect) on the IDT7MP6133, IDT7MP6134 and IDT7MP6135 modules

2929 drw 03

## PIN NAMES

A4 – A18	Address Inputs
A2-0 – A3-0	Lower Order Bank 0 Address Inputs
A2-1 – A3-1	Lower Order Bank 1 Address Inputs
D0 – D31	Cache Data Inputs/Outputs
CS0	Bank 0 Chip Select Input
CS1	Bank 1 Chip Select Input (256KB only)
WE0 – WE3	Byte Write Enable Inputs
OE0	Bank 0 Output Enable Input
OE1	Bank 1 Output Enable Input (256KB only)
ALE	Address Latch Enable Input
TAG0 – TAG8	Tag Data Inputs/Outputs
VALID	Valid Bit Input/Output
TAGWE	Tag and Valid Bit Write Enable Input
TAGOE	Tag and Valid Bit Output Enable Input
TAGCS	Tag and Valid Bit Chip Select Input
DIRTYI	Dirty Bit Input
DIRTYO	Dirty Bit Output
DRTCS	Dirty Bit Chip Select Input
DRTWE	Dirty Bit Write Enable Input
PD0 – PD4	Presence Detect Pins
N C	No Connect
GND	Ground
Vcc	Power Supply

2929 tbl 01

## PRESENCE DETECT TABLE<sup>(1)</sup>

PD4	PD3	PD2	PD1	PD0	Size	Max <sup>(2)</sup>	Module
N C	N.C.	N.C.	N.C.	N.C.	—	—	no cache present
Vcc	Vcc	N C	N C	N C	64KB	8MB	—
Vcc	Vcc	N C	N C	Vcc	128KB	16MB	IDT7MP6133
Vcc	Vcc	N C	Vcc	N C	256KB	32MB	IDT7MP6134
Vcc	Vcc	N C	Vcc	Vcc	512KB	64MB	IDT7MP6135
Vcc	N C	Vcc	N C	N C	64KB	32MB	—
Vcc	N.C.	Vcc	N C	Vcc	128KB	64MB	IDT7MP6151
Vcc	N C	Vcc	Vcc	N C	256KB	128MB	IDT7MP6152
Vcc	N C	Vcc	Vcc	Vcc	512KB	128MB <sup>(3)</sup>	IDT7MP6153

### NOTES:

- Pins PD4 - PD0 map directly to the 82424TX CDC Secondary Cache Control Register bits
- PD4 – CP (cache present)
- PD3, PD2 – TAW (tag address width)
- PD1, PD0 – SCS (secondary cache size)
- Maximum cacheable address space based on a 7- or 9-bit tag field
- The maximum cacheable address space allowed by the core logic is 128MB

2929 tbl 02

**RECOMMENDED OPERATING  
TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V

2929 tbl 03

**CAPACITANCE<sup>(1, 2)</sup>**

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Module <sup>(3)</sup>	Unit
CIN1	Input Capacitance (ALE, DIRTYI, Dirty Control)	VIN = 0V	12	pF
CIN2	Input Capacitance (WE)	VIN = 0V	12/22/12	pF
CIN3	Input Capacitance (A4 - A18, Tag Control)	VIN = 0V	12 <sup>(4)</sup>	pF
CIN4	Input Capacitance(CS, OE, A2 - A3)	VIN = 0V	50	pF
Cl/O1	Data I/O Capacitance	VOUT = 0V	14/25/14	pF
Cl/O2	Tag I/O Capacitance	VOUT = 0V	12	pF
Co	Output Capacitance	VOUT = 0V	12	pF

**NOTES:**

- 2929 tbl 04
- These parameters are guaranteed by design but not tested
  - These parameters are maximum values.
  - The module specifications are for either 128K/256KB/512KB versions respectively or all versions if the specification is a single number
  - For the IDT7MP6151/52/53 modules, the specification is 22pF

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

**NOTE:**

2929 bl 05  
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC  
OPERATING CONDITIONS<sup>(1)</sup>**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1 VIL = -3.0V for pulse width less than 5ns.

2929tbl 06

**DC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	Module Min.	Module Max.	Unit
IL	Input Leakage Current	VCC = Max, VIN = GND to Vcc	—	20	µA
IL	Input Leakage Current (CS, OE, A2 - A3)	VCC = Max, VIN = GND to Vcc	—	40	µA
ILO	Output Leakage Current	VOUT = 0V to Vcc, Vcc = Max., CS ≥ VIH	—	20	µA
VOL	Output Low Voltage	IOL = 8mA, Vcc = Min	—	0.4	V
VOH	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	—	V
ICC	Operating Power Supply Current	VCC = Max, CS ≤ VIL, f = fMAX, Outputs Open	—	995 <sup>(1)</sup> 1140 <sup>(2)</sup>	mA
ISB	Standby Supply Current	VCC = Max, CS ≥ VIH, f = fMAX, Outputs Open	—	405 <sup>(1)</sup> 445 <sup>(2)</sup>	mA
ISB	Full Standby Supply Current	VCC = Max, CS ≥ VCC - 0.2V, f = 0, VIN > VCC - 0.2V or < 0.2V	—	185 <sup>(1)</sup> 205 <sup>(2)</sup>	mA

**NOTES:**


- 1 This specification is for the IDT7MP6133/34/35 modules  
2. This specification is for the IDT7MP6151/52/53 modules.

2929tbl 07

## AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2929 tbl 08



\*including scope and jig capacitances

Figure 1. Output Load



\*including scope and jig capacitances

Figure 2. Output Load  
(for tOHZ, tCHZ, tOLZ and tCLZ)

## AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)

Symbol	Parameter	7MP6133/34/35S33M and IDT7MP6151/52/53S33M						Unit	
		Data		Tag		Dirty			
		Min.	Max.	Min.	Max.	Min.	Max.		
<b>Read Cycle</b>									
tRC	Read Cycle Time	30	—	30	—	30	—	ns	
tAA A2 - A3	Address Access Time	—	18	—	—	—	—	ns	
tAA A4 - A16 <sup>(3)</sup>	Address Access Time	—	30	—	12 <sup>(2)</sup>	—	28	ns	
tACS	Chip Select Access Time	—	18	—	12	—	30	ns	
tOE	Output Enable to Output Valid	—	15	—	10	—	—	ns	
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	—	15	—	10	—	15	ns	
tOHZ <sup>(1)</sup>	Output Disable to Output in High-Z	—	15	—	10	—	—	ns	
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns	
<b>Write Cycle</b>									
tWC	Write Cycle Time	30	—	30	—	30	—	ns	
tWP	Write Pulse Width	13	—	13	—	13	—	ns	
tDS	Data Setup to Write Time	11	—	13	—	13	—	ns	
tDH	Data Hold from Write Time	0	—	0	—	0	—	ns	
tCW	Chip Select to End-of-Write	20	—	20	—	20	—	ns	
tAW A4 - A16	Address Valid to End-of-Write	23	—	20	—	23	—	ns	
tAS A2 - A3	Address Set-up Time	2	—	—	—	—	—	ns	
tAS A4 - A16	Address Set-up Time	10	—	2	—	10	—	ns	

2929 tbl 09

## NOTES:


1. This parameter is guaranteed by design, but not tested

2. Module supports i486DX2 CPU. For support for i486SX/DX support, please consult the factory


3. This parameter is for the condition when ALE is high

## PACKAGE DIMENSIONS

### IDT7MP6133




### IDT7MP6134




2929 drw 07

## PACKAGE DIMENSIONS

### IDT7MP6135




### IDT7MP6151




## PACKAGE DIMENSIONS


### IDT7MP6152



### IDT7MP6153



## ORDERING INFORMATION



2929 drw 12