

## **CMOS STATIC RAM** 32K x 16-BIT

**PRELIMINARY** IDT71008

#### **FEATURES:**

- 32K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
  - Commercial: 10/12/15/20ns
- · One Chip Select plus one Output Enable pin
- · Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- · Upper and Lower Byte Enable Pins
- Available in 44-pin Plastic SOJ package and 44-pin TSOP package


### **DESCRIPTION:**

The IDT71008 is a 524,288-bit high-speed Static RAM organized as 32K x 16. It is fabricated using IDT's highperfomance, high-reliability CMOS technology. This state-ofthe-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71008 has an output enable pin which operates as fast as 5ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71008 are TTLcompatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71008 is packaged in a JEDEC standard 44-pin Plastic SOJ and 44-pin TSOP Type II.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3629 drw 01

COMMERCIAL TEMPERATURE RANGE


©1996 Integrated Device Technology, Inc.

**AUGUST 1996** 

DSC-3629/2

8.1 4825771 DD23833 241 **=** 

### PIN CONFIGURATIONS



**PIN DESCRIPTIONS** 

A0 - A14	Address Inputs	Input
<u>cs</u>	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O0 - I/O15	Data Input/Output	I/O
Vcc	5.0V Power	Pwr
Vss	Ground	Gnd

3629 tbl 01

SOJ/TSOP TOP VIEW

## TRUTH TABLE(1)

<del>cs</del>	ŌĒ	WE	BLE	BHE	1/00-1/07	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
Ĺ	L	Н	L	L	DATAout	DATAout	Word Read
L	×	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L.	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

 $1.H = V_{IH}, L = V_{IL}, X = Don't care.$ 

3629 tbl 02

8.1

2

**. 4825771 0023834 188** 

## 8

# RECOMMENDED DC OPERATING CONDITIONS

00.10111	0110				
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

3629 tbl 03

#### CAPACITANCE

(TA = +25°C, f = 1.0MHz, TSOP Type II package)

Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Input Capacitance	VIN = 3dV	6	pF
I/O Capacitance	Vour = 3dV	7	pF
	Input Capacitance	Input Capacitance VIN = 3dV	Input Capacitance VIN = 3dV 6

3629 tbl 05

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	OperatingTemperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lour	DC Output Current	50	mA

NOTES:

3629 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V ± 10%, Commercial Temperature Range

	į l			IDT71008		
Symbol Parameter		Test Condition	Min.	Max.	Unit	
llul	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μА	
llLol	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc		5	μА	
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.	_	0.4	V	
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4	<u> </u>	T v	

3629 tbi 06

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC-0.2V)$ 

	71008S10 71008S12		71008S15		71008\$20					
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current $\overline{CS} \le V_{IL}$ , Outputs Open, Vcc = Max., f = fMAX <sup>(2)</sup>	220	_	200	_	180	_	170	_	mA
ISB	Standby Power Supply Current (TTL Level)  CS ≥ VIH, Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>	55	_	50	-	45		40		mA
ISB1	Standby Power Supply Current (CMOS Level)  CS ≥ VHc, Outputs Open, Vcc = Max., f = 0 <sup>(2)</sup> VIN ≤ VLC or VIN ≥ VHc	10	_	10		10	_	10	_	mA

#### NOTES:

1. All values are maximum guaranteed values.

3629 tbl 07

2. fmax = 1/tnc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

3.1

3

**4825771 0023835 014** 


This parameter is guaranteed by device characterization, but not production tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

3629 tbl 07

### **AC TEST LOADS**



\*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Output Capacitive Derating

8.1

.


🖿 4825771 0023836 T50 📟

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Commercial Temperature Range)

		7100	8\$10		8S12		8\$15	71008\$20		Г
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	·
Read Cycle										
trc	Read Cycle Time	10		12	_	15		20		ns
taa	Address Access Time	_	10	_	12	_	15		20	ns
tacs	Chip Select Access Time	_	10	_	12	_	15	_	20	ns
touz <sup>(1)</sup>	Chip Select Low to Output in Low-Z	3	_	3	_	3		3		ns
tcHZ <sup>(1)</sup>	Chip Select High to Output in High-Z	_	5	_	6		8		9	ns
toe	Output Enable Low to Output Valid		5	_	6		8		9	ns
toLZ <sup>(1)</sup>	Output Enable Low to Output in Low-Z	0	Γ_	0		0		0		ns
toнz <sup>(1)</sup>	Output Enable High to Output in High-Z		5	_	3	_	5		9	ns
tон	Output Hold from Address Change	3		3		3	_	3		ns
tBE	Byte Enable Low to Output Valid		5		6		8		9	ns
tBLZ <sup>(1)</sup>	Byte Enable Low to Output in Low-Z	0		0		0		0		ns
tвнz <sup>(1)</sup>	Byte Enable High to Output in High-Z		5		6	_	8		9	ns
Write Cycle			L	l	l			L	l	
twc	Write Cycle Time	10		12		15		20	l _	ns
taw	Address Valid to End of Write	7	_	8		10		12	<u> </u>	ns
tow	Chip Select Low to End of Write	7		8		10		12		ns
tsw	Byte Enable Low to End of Write	7	_	8		10		12		ns
tas	Address Set-up Time	0		0		0		0	<u> </u>	ns
twn	Address Hold from End of Write	0		0		0		0	<del>  </del>	ns
twp	Write Pulse Width	7		8	_	10		12		ns
tow	Data Valid to End of Write	6		7		8		10		ns
tDH	Data Hold Time	0		0		0	_	0		ns
tow <sup>(1)</sup>	Write Enable High to Output in Low-Z	1		1		1	_	1		ns
twnz <sup>(1)</sup>	Write Enable Low to Output in High-Z		5		6		8	<del></del>	9	ns

3629 tbl 08

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2,3)</sup>



## NOTES:

- 1. WE is HIGH for Read Cycle.
- Device is continuously selected, CS is LOW.
   DE, BHE, and BLE are LOW.

5

4825771 0023837 997


<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1)</sup> **ADDRESS** toE toLZ (3) tacs (2) tcHZ (3) BHE. BLE tBE (2) tBHZ tBLZ (3) DATA OUT VALID DATAOUT

#### NOTES:

- WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1,2,3,5)



#### NOTES:

- WE, BHE and BLE, or CS must be HIGH during all address transitions.

  A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
- 3.  $\overline{OE}$  is continuously HIGH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW, two must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- During this period, I/O pins are in the output state, and input signals must not be applied.
- If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state.


8.1

6


3629 drw 07

4825771 0023838 823

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,2,5)



## TIMING WAVEFORM OF WRITE CYCLE NO. 3 (BHE, BLE CONTROLLED TIMING)(1,2,5)



#### NOTES:


- WE, BHE and BLE, or CS must be HIGH during all address transitions.
   A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
   OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, two must be greater than or equal to twize + tow to allow the I/O drivers to turn. off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state.

8.1

7

4825771 0023839 76T **■** 

#### ORDERING INFORMATION



8.1

8

4825771 0023840 481 **=**