### **SDLS026**

SN5401, SN54LS01, SN7401, SN74LS01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS APRIL 1985 - REVISED MARCH 1988

- Package Options Include Plastic "Small **Outline'' Packages, Ceramic Chip Carriers** and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

### description

These devices contain four independent 2-input NAND gates. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

The SN5401 and SN54LS01 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7401 and SN74LS01 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	B	Y
н	н	L
L	x	н
х	L	н

### logic symbol<sup>†</sup>

12)	6	L
18 (3)	Ŷ	11 17
2A (6)		- 41
28		<u>41</u> 27
3A(8)		1101
38 (9)		<u>110)</u> 3Y
44 (11)		(13) 44
48 (12)		47

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN5401 . . . J PACKAGE SN54LS01 ... J OR W PACKAGE SN7401 ... N PACKAGE SN74LS01 . D OR N PACKAGE (TOP VIEW)


1Y 1A 1B 2Y 2A 2B GND		14 VCC 13 4Y 12 4B 11 4A 10 3Y 9 3B 8 3A
GND	٩.	8 ] 3A

SN5401 W	PACKAGE	
(TOP VI	IEW)	
	(TOP VIEW)	

10	ч <u>і</u> .	
1 B	<b>2</b>	13🗍 4 B
1 Y	Дз	12 4A
/cc	□₄	םאם [ <i>ו</i> ו
2 Y	<b>□</b> 5	10 🗍 3 B
2A	<b>6</b>	9 🗍 3 A
2 B	<u>ц</u> ,	8 🗋 3 Y

١

#### SN54LS01 ... FK PACKAGE (TOP VIEW)




NC - No internal connection

**PRODUCTION DATA documents contain information** current as of publication date. Products conform to specifications per the terms of Texus Instruments standard warranty. Production processing daes not necessarily include testing of all parameters.




## SN5401, SN54LS01. SN7401, SN74LS01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

logic diagram (positive logic)



positive logic;  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$ 

schematics (each gate)



Resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1): '0	D1, 'LSO1
	5.5 V
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Operating free-air temperature range:	SN54'
· · -	SN74'
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminals.



## SN5401, SN7401 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

			SN5401			SN7401			
		MIN	NOM	MAX	MIN	NOM	мах		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5,25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0,8	V	
√он	High-level output voltage			5.5			5,5	v	
IOL	Low-level output current			16			16	mΑ	
Τ <sub>Α</sub>	Operating free-air temperature	- 55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN5401	SN7401	
PARAMETER	TEST CONDITIONS.	MIN TYP <sup>‡</sup> MAX	MIN TYP <sup>‡</sup> MAX	UNIT
Viĸ	$V_{CC} = MIN,  I_I = -12 \text{ mA}$	- 1.5	-1.5	V
	$V_{CC} = MIN, V_{IL} = 0.8 V, V_{OH} = 5.5 V$		0.25	- ^
юн	VCC = MIN, VIL = 0.7 V, VOH = 5.5 V	0.25		mΑ
VOL	$V_{CC} = MIN, V_{IH} = 2 V, I_{OL} = 16 mA$	0.2 0.4	0.2 0.4	V
4	VCC = MAX, VI = 5.5 V	1	1	mΑ
  Н	$V_{CC} = MAX, V_I = 2.4 V$	40	40	μA
ΙL	$V_{CC} = MAX, V_i = 0.4 V$	- 1.6	- 1.6	mА
Іссн	$V_{CC} = MAX, V_{I} = 0$	4 8	4 8	mA
ICCL	$V_{CC} = MAX, V_{ } = 4.5 V$	12 22	12 22	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<sup>T</sup> PLH	A or B	v	RL=4 kΩ,	CL = 15 pF		35	55	ns
<sup>t</sup> PHL			R <sub>L</sub> = 400 Ω,	Cլ = 15 թԲ		- 8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

.\_\_ . \_.\_



## SN54LS01, SN74LS01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54LS01			SN74LS01			
	MIN	NOM	MAX	MIN	NOM	МАХ		
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	v	
VIH High-level input voltage	2			2			v	
VIL Low-level input voltage			0.7		<u> </u>	0.8	V	
VOH High-level output voltage			5.5			5.5	V	
OL Low-level output current			4		_	8	mΑ	
T <sub>A</sub> Operating free-air temperature	- 55		125	0		70	°c	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

5 - D - MCTC D	TEST CONDITIONS†			SN54LS01			SN74LS01			
PARAMETER		TEST CONDI	HUNSI	MIN	TYP‡	МАХ	MIN	TYP‡	МАХ	UNIT
Vik	V <sub>CC</sub> = MIN,	l <sub> </sub> = ~ 18 mA				- 1.5			- 1.5	v
юн	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = MAX,	V <sub>OH</sub> = 5.5 V			0.1			0.1	mA
14	Vcc = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	-  v
VOL	Vcc = MIN,	V <sub>IH</sub> = 2 V,	IOL - 8 mA					0.35	0.5	
- 1	VCC = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
ин	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μА
μ	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA
ГССН	Vcc = MAX,	V  = 0			0.8	1.6		0.8	1.6	mΑ
lcc∟	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 4.5 V			2.4	4.4		2.4	4.4	mA

 $\uparrow$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $\downarrow$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C (see note 2)

PARAMETER	FROM (INPUT)	TO {OUTPUT}	TEST CONDITIONS		MIN	түр	МАХ	UNIT
<sup>tp</sup> LH	A or B	Y	RL = 2 kΩ,	CL = 15 pF		17	32	ns
<sup>‡</sup> PHL						15	28	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

-----

\_\_\_\_\_



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

18-Jul-2006

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finisl	n MSL Peak Temp <sup>(3)</sup>
SN5401J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS01J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS01J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN7401N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN7401N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN7401N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN7401N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS01D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS01D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS01DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS01DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS01N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS01N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS01N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS01N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SNJ5401J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ5401J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ5401W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ5401W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS01FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54LS01FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54LS01J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS01J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS01W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS01W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

18-Jul-2006

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## J (R-GDIP-T\*\*) 14 LEADS SHOWN

#### PINS \*\* 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6, 22)(5, 59)(6, 22)0.045 (1,14) 0.060 (1,52) — 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) - 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## CERAMIC DUAL IN-LINE PACKAGE

W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- В. This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit. C.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB




## **MECHANICAL DATA**

MLCC006B - OCTOBER 1996

### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- A Fill while is subject to change without notice.
- $\wedge$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



All linear dimensions are in inches (millimeters). NOTES: Α.

B. This drawing is subject to change without notice.

🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AB.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated