

QUADRUPLE STATIC DECADE COUNTERS


The HEF4737B and HEF4737V are static quadruple decade counters for frequencies from 0 to 10 MHz. The counters are supplied with an extra overload flip-flop giving a total count capability of 19 999. The counter has the following inputs and outputs: a count input (CP), an asynchronous reset input (MR), an asynchronous preset input (PL), a transfer input (T), an output enable input (EO) (which controls the BCD outputs), the digit select inputs (S_A, S_B, S_C) (which perform selection of the contents of the latches to the 3-state BCD outputs (O_0 to O_3)), and the carry outputs (CO_2 to CO_5) (which give the carry signals of the decades except from the first decade).

The complementary MOS structure gives the devices very low stand-by and operating dissipation. Operating from a single supply voltage all outputs can drive one standard TTL input without interface circuitry under all specified operating conditions.

The BCD digit outputs are LOC MOS 3-state outputs. The high impedance off-state feature allows common busing of the outputs. The counters are supplied with asynchronous reset and preset to 19 999 facilities making them suitable for counter and time base applications. All carry signals are available except from the first decade.

Schmitt-trigger action in the inputs makes the circuit highly tolerant to slower input rise and fall times.

Recommended supply voltage range for HEF4737B is 3 to 15 V and for HEF4737V is 4,5 to 12,5 V.



7269203.2

PINNING

CP	count input
MR	asynchronous reset input
PL	asynchronous preset input
T	transfer input
S_A, S_B, S_C	digit select inputs
EO	output enable input
O_0 to O_3	BCD outputs
CO_2 to CO_5	carry outputs

Fig. 1 Pinning diagram.

SUPPLY VOLTAGE

	rating	recommended operating
HEF4737B	-0,5 to 18	3,0 to 15,0 V
HEF4737V	-0,5 to 18	4,5 to 12,5 V

FAMILY DATA

I_{DD} LIMITS category LSI

} see Family Specifications

HEF4737BP; HEF4737VP: 18-lead DIL; plastic (SOT-102).
HEF4737BD; HEF4737VD: 18-lead DIL; ceramic (cerdip) (SOT-133B).




Fig. 2 Block diagram.

FUNCTIONAL DESCRIPTION

Input signals

Count input (CP)

The signal to be counted is applied to this input. When PL and MR are LOW the contents of the counter increments by one at a LOW to HIGH transition of CP.

Reset input (MR)

This is an asynchronous reset. A HIGH level applied to this input will reset the counter to zero independent of the level at the count input and preset input.

Preset input (PL)

This is an asynchronous preset. When MR is LOW a HIGH at the PL input will preset the counter to 19 999 independent of the level at the count input.

Transfer input (T)

A HIGH level applied to this input allows the information held by the counter to pass to the latches.

Output enable input (EO)

A HIGH level at this input enables the BCD outputs and information can be read out of the latches using the multiplexer. A LOW level at this input disables the BCD outputs making them floating (high impedance off-state).

Digit select inputs (S_A, S_B, S_C)

S _A	S _B	S _C	
L	L	L	selects D1 (LSD)
H	L	L	selects D2
L	H	L	selects D3
H	H	L	selects D4
X	X	H	selects D5 (MSD)

When D5 is selected, the contents of D5 is available at O₀ and O₁, O₂ and O₃ are LOW.

LSD = least significant divider
MSD = most significant divider

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial

Output signals

The carry outputs are active LOW outputs.

Carry output CO₂

When the contents of the first two decades of the counter are both 9 then the CO₂ output becomes LOW. It remains LOW until the next LOW to HIGH transition of the count input, i.e. until the contents of the first two decades are zero. CO₂ is LOW when the contents of the counter are: 00 099, 00 199, 00 299 etc.

Carry output CO₃

When the contents of the first three decades of the counter are all 9 then the CO₃ output becomes LOW. It remains LOW until the next LOW to HIGH transition of the count input, i.e. until the contents of the first three decades are zero. CO₃ is LOW when the contents of the counter are 00 999, 01 999, 02 999 etc.

Carry output CO₄

When the contents of the first four decades of the counter are all 9 then the CO₄ output becomes LOW. It remains LOW until the next LOW to HIGH transition of the count input, i.e. until the contents of the first four decades are zero. CO₄ is LOW when the contents of the counter are 09 999 and 19 999.


The carry signals CO₂, CO₃ and CO₄ are suppressed while the preset is active. A HIGH to the preset input sets the counter to 19 999 but the carry signals remain HIGH until preset input returns to LOW, then the carry outputs will also become LOW.

Carry output CO₅

When the content of the counter is 10 000 the CO₅ output becomes LOW. It returns to HIGH when the content of the counter is zero.

Digit outputs (O₀ to O₃)

The digit outputs give the contents of the selected latch. The output is in the form of BCD, positive logic.



7289200.2

Fig. 3 Timing diagram.

The values given at $V_{DD} = 15\text{ V}$ in the following d.c. and a.c. characteristics, are not applicable to the HEF4737V, because of its reduced supply voltage range.

D.C. CHARACTERISTICS $V_{SS} = 0\text{ V}$

	V_{DD} V	V_{OH} V	V_{OL} V	symbol	$T_{amb} (^\circ\text{C})$					
					-40		+25		+85	
					min.	max.	min.	max.	min.	max.
Input leakage current at $V_I = 0$ or V_{DD}	10			$\pm I_{IN}$	-	-	-	0,3	-	1
	15				-	-	-	0,3	-	1
Output (sink) current LOW	4,75		0,4	I_{OL}	1,6	-	1,6	-	1,4	-
	10		0,5		2,5	-	2,3	-	1,7	-
	15		1,5		7,0	-	6,0	-	4,0	-
Output (source) current HIGH	5	4,6		$-I_{OH}$	0,96	-	0,80	-	0,65	-
	10	9,5			2,4	-	2,0	-	1,6	-
	15	13,5			7,0	-	6,0	-	4,5	-
Output (source) current HIGH	5	2,5		$-I_{OH}$	3,0	-	2,5	-	2,0	-
3-state output leakage current $V_O = 0$ or V_{DD}	10			$\pm I_{OZ}$	-	1,6	-	1,6	-	12
	15				-	1,6	-	1,6	-	12

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$; $C_L = 15\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays CP \rightarrow O_n (D1 selected) HIGH to LOW	5	tPHL		320	640	ns	308 ns + (0,24 ns/pF) C_L
	10			120	240	ns	125 ns + (0,10 ns/pF) C_L
	15			90	180	ns	86 ns + (0,07 ns/pF) C_L
LOW to HIGH	5	tPLH		320	640	ns	296 ns + (0,48 ns/pF) C_L
	10			120	240	ns	110 ns + (0,20 ns/pF) C_L
	15			90	180	ns	82 ns + (0,15 ns/pF) C_L
CP \rightarrow O_n (D5 selected) HIGH to LOW	5	tPHL		620	1240	ns	608 ns + (0,24 ns/pF) C_L
	10			330	660	ns	325 ns + (0,10 ns/pF) C_L
	15			250	500	ns	246 ns + (0,07 ns/pF) C_L
LOW to HIGH	5	tPLH		620	1240	ns	596 ns + (0,48 ns/pF) C_L
	10			330	660	ns	320 ns + (0,20 ns/pF) C_L
	15			250	500	ns	242 ns + (0,15 ns/pF) C_L
CP \rightarrow CO_2 HIGH to LOW	5	tPHL		220	440	ns	208 ns + (0,24 ns/pF) C_L
	10			110	220	ns	105 ns + (0,10 ns/pF) C_L
	15			85	170	ns	81 ns + (0,07 ns/pF) C_L
LOW to HIGH	5	tPLH		220	440	ns	196 ns + (0,48 ns/pF) C_L
	10			110	220	ns	100 ns + (0,20 ns/pF) C_L
	15			85	170	ns	77 ns + (0,15 ns/pF) C_L

A.C. CHARACTERISTICS (continued)

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 15\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays							
CP \rightarrow CO ₅ HIGH to LOW	5	t _{PHL}		350	700	ns	338 ns + (0,24 ns/pF) C _L
	10		160	320	ns	155 ns + (0,10 ns/pF) C _L	
	15		120	240	ns	116 ns + (0,07 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		350	700	ns	326 ns + (0,48 ns/pF) C _L
	10		160	320	ns	150 ns + (0,20 ns/pF) C _L	
	15		120	240	ns	112 ns + (0,15 ns/pF) C _L	
S _n \rightarrow O _n HIGH to LOW	5	t _{PHL}		200	400	ns	188 ns + (0,24 ns/pF) C _L
	10		80	160	ns	75 ns + (0,10 ns/pF) C _L	
	15		55	110	ns	51 ns + (0,07 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		200	400	ns	176 ns + (0,48 ns/pF) C _L
	10		80	160	ns	70 ns + (0,20 ns/pF) C _L	
	15		55	110	ns	47 ns + (0,15 ns/pF) C _L	
T \rightarrow O _n HIGH to LOW	5	t _{PHL}		220	440	ns	208 ns + (0,24 ns/pF) C _L
	10		90	180	ns	85 ns + (0,10 ns/pF) C _L	
	15		60	120	ns	56 ns + (0,07 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		220	440	ns	196 ns + (0,48 ns/pF) C _L
	10		90	180	ns	80 ns + (0,20 ns/pF) C _L	
	15		60	120	ns	52 ns + (0,15 ns/pF) C _L	
MR \rightarrow O _n HIGH to LOW	5	t _{PHL}		490	980	ns	478 ns + (0,24 ns/pF) C _L
	10		200	400	ns	195 ns + (0,10 ns/pF) C _L	
	15		60	120	ns	56 ns + (0,07 ns/pF) C _L	
PL \rightarrow O _n LOW to HIGH	5	t _{PLH}		260	520	ns	236 ns + (0,48 ns/pF) C _L
	10		110	220	ns	100 ns + (0,20 ns/pF) C _L	
	15		85	170	ns	77 ns + (0,15 ns/pF) C _L	
MR \rightarrow CO _n LOW to HIGH	5	t _{PLH}		350	700	ns	326 ns + (0,48 ns/pF) C _L
	10		160	320	ns	150 ns + (0,20 ns/pF) C _L	
	15		120	240	ns	112 ns + (0,15 ns/pF) C _L	
PL \rightarrow CO _n HIGH to LOW	5	t _{PHL}		350	700	ns	338 ns + (0,24 ns/pF) C _L
	10		160	320	ns	155 ns + (0,10 ns/pF) C _L	
	15		120	240	ns	116 ns + (0,07 ns/pF) C _L	
Output transition							
times; any output HIGH to LOW	5	t _{THL}		35	70	ns	15 ns + (0,40 ns/pF) C _L
	10		18	36	ns	9 ns + (0,18 ns/pF) C _L	
	15		15	30	ns	8 ns + (0,13 ns/pF) C _L	
LOW to HIGH	5	t _{TLH}		50	100	ns	15 ns + (0,70 ns/pF) C _L
	10		30	60	ns	13 ns + (0,33 ns/pF) C _L	
	15		25	50	ns	13 ns + (0,23 ns/pF) C _L	

	V _{DD} V	symbol	min.	typ.	max.	
3-state propagation delays						
Output disable times						
EO → O _n	5			60	120	ns
HIGH	10	t _{PHZ}		35	70	ns
	15			25	50	ns
LOW	5			60	120	ns
	10	t _{PLZ}		35	70	ns
	15			25	50	ns
Output enable times						
EO → O _n	5			90	180	ns
HIGH	10	t _{PZH}		40	80	ns
	15			30	60	ns
LOW	5			90	180	ns
	10	t _{PZL}		40	80	ns
	15			30	60	ns
Minimum CP pulse width; LOW	5		160	80		ns
	10	t _{WCPL}		60	30	ns
	15			50	25	ns
Minimum MR pulse width; HIGH	5		100	50		ns
	10	t _{WMRH}		50	25	ns
	15			40	20	ns
Minimum PL pulse width; HIGH	5		120	60		ns
	10	t _{WPLH}		60	30	ns
	15			50	25	ns
Minimum T pulse width; HIGH	5		100	50		ns
	10	t _{WTH}		40	20	ns
	15			36	18	ns
Maximum clock pulse frequency	5		3	6		MHz
	10	f _{max}		8	16	MHz
	15			10	20	MHz

	V _{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5	950 f _i + Σ(f _o C _L) × V _{DD} ²	f _i = input freq. (MHz)
	10	4 200 f _i + Σ(f _o C _L) × V _{DD} ²	f _o = output freq. (MHz)
	15	11 200 f _i + Σ(f _o C _L) × V _{DD} ²	C _L = load cap. (pF)
			Σ(f _o C _L) = sum of outputs
			V _{DD} = supply voltage (V)