## Features

- Minimal External Circuitry Requirements, no RF Components on the PC Board Except Matching to the Receiver Antenna
- High Sensitivity, Especially at Low Data Rates
- SSO20 and SO20 package
- Fully Integrated VCO
- Supply Voltage 4.5 V to 5.5 V , Operating Temperature Range $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- Single-ended RF Input for Easy Adaptation to I/4 Antenna or Printed Antenna on PCB
- Low-cost Solution Due to High Integration Level


## AIIIE <br> UHF ASK Receiver

## 1. Description

The ATA5744 is a PLL receiver device for the receiving range of $f_{0}=300 \mathrm{MHz}$ to 450 MHz . It is developed for the demands of RF low-cost data communication systems with low data rates and fits for most types of modulation schemes including Manchester, Bi-phase and most PWM protocols. Its main applications are in the areas of telemetering, security technology and keyless-entry systems.

Figure 1-1. System Block Diagram


## 2. Pin Configuration

Figure 2-1. Pinning SO20 and SSO20


Table 2-1. Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | BR_0 | Baud rate select LSB |
| 2 | BR_1 | Baud rate select MSB |
| 3 | CDEM | Lower cut-off frequency data filter |
| 4 | AVCC | Analog power supply |
| 5 | AGND | Analog ground |
| 6 | DGND | Digital ground |
| 7 | MIXVCC | Power supply mixer |
| 8 | LNAGND | High-frequency ground LNA and mixer |
| 9 | LNA_IN | RF input |
| 10 | NC | Not connected |
| 11 | LFVCC | Power supply VCO |
| 12 | LF | Loop filter |
| 13 | LFGND | Ground VCO |
| 14 | XTO | Crystal oscillator |
| 15 | DVCC | Digital power supply |
| 16 | MODE | Selecting 433.92 MHz $/ 315$ MHz <br> Low: 315 MHz (USA) <br> High: 433.92 MHz (Europe) |
| 17 | RSSI | Output of the RSSI amplifier |
| 18 | TEST | Test pin, during operation at GND |
| 19 | ENABLE | Selecting operation mode <br> Low: sleep mode <br> High: receiving mode |
| 20 | DATA | Data output |

Figure 2-2. Block Diagram


## 3. RF Front End

The RF front end of the receiver is a heterodyne configuration that converts the input signal into a 1-MHz IF signal. According to Figure 2-2, the front end consists of an LNA (Low-Noise Amplifier), LO (Local Oscillator), a mixer and RF amplifier.

The LO generates the carrier frequency for the mixer via a PLL synthesizer. The XTO (crystal oscillator) generates the reference frequency $\mathrm{f}_{\text {Хто }}$. The VCO (Voltage-Controlled Oscillator) generates the drive voltage frequency $f_{\text {LO }}$ for the mixer. $f_{L O}$ is dependent on the voltage at pin LF. $f_{L O}$ is divided by factor 64. The divided frequency is compared to $f_{\text {Хто }}$ by the phase frequency detector. The current output of the phase frequency detector is connected to a passive loop filter and thereby generates the control voltage VLF for the VCO. By means of that configuration, VLF is controlled in a way that $f_{L O} / 64$ is equal to $f_{X T O}$. If $f_{L O}$ is determined, $f_{X T O}$ can be calculated using the following formula:
$\mathrm{f}_{\mathrm{XTO}}=\mathrm{f}_{\mathrm{LO}} / 64$
The XTO is a one-pin oscillator that operates at the series resonance of the quartz crystal. According to Figure 3-1, the crystal should be connected to GND via a capacitor CL. The value of that capacitor is recommended by the crystal supplier. The value of CL should be optimized for the individual board layout to achieve the exact value of $f_{X T O}$ and hereby of $f_{\text {LO }}$. When designing the system in terms of receiving bandwidth, the accuracy of the crystal and the XTO must be considered.

Figure 3-1. PLL Peripherals


The passive loop filter connected to pin LF is designed for a loop bandwidth of $B_{\text {Loop }}=100 \mathrm{kHz}$. This value for $\mathrm{B}_{\text {Loop }}$ exhibits the best possible noise performance of the LO. Figure 3-1 shows the appropriate loop filter components to achieve the desired loop bandwidth
$f_{\text {LO }}$ is determined by the RF input frequency $f_{\text {RF }}$ and the IF frequency $f_{I F}$ using the following formula:
$f_{\text {LO }}=f_{\text {RF }}-f_{\text {IF }}$
To determine $\mathrm{f}_{\text {LO }}$, the construction of the IF filter must be considered at this point. The nominal IF frequency is $f_{I F}=1 \mathrm{MHz}$. To achieve a good accuracy of the filter's corner frequencies, the filter is tuned by the crystal frequency $f_{\text {XTo }}$. This means that there is a fixed relation between $f_{I F}$ and $f_{\text {Lo }}$ that depends on the logic level at pin mode. This is described by the following formulas:

```
MODE \(=0\) USA \(f_{\text {IF }}=f_{\text {LO }} / 314\)
MODE \(=1\) Europe \(f_{I F}=f_{\text {Lo }} / 432.92\)
```

The relation is designed to achieve the nominal IF frequency of $f_{\text {IF }}=1 \mathrm{MHz}$ for most applications. For applications where $f_{\text {RF }}=315 \mathrm{MHz}$, MODE must be set to ' 0 '. In the case of $\mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}$, MODE must be set to ' 1 '. For other RF frequencies, $\mathrm{f}_{\mathrm{IF}}$ is not equal to 1 MHz . $f_{\mathrm{FF}}$ is then dependent on the logical level at pin MODE and on $f_{\mathrm{RF}}$. Table 3-1 on page 5 summarizes the different conditions.

The RF input either from an antenna or from a generator must be transformed to the RF input pin LNA_IN. The input impedance of that pin is provided in the electrical parameters. The parasitic board inductances and capacitances also influence the input matching. The RF receiver ATA5744 exhibits its highest sensitivity at the best signal-to-noise ratio in the LNA. Hence, noise matching is the best choice for designing the transformation network.

A good practice when designing the network, is to start with power matching. From that starting point, the values of the components can be varied to some extent to achieve the best sensitivity.

If a SAW is implemented into the input network a mirror frequency suppression of $\Delta P_{\text {Ref }}=40 \mathrm{~dB}$ can be achieved. There are SAWs available that exhibit a notch at $\Delta f=2 \mathrm{MHz}$. These SAWs work best for an intermediate frequency of IF $=1 \mathrm{MHz}$. The selectivity of the receiver is also improved by using a SAW. In typical automotive applications, a SAW is used.

Figure 3-2 shows a typical input matching network for $f_{R F}=315 \mathrm{MHz}$ and $f_{R F}=433.92 \mathrm{MHz}$ using a SAW. Figure $3-3$ on page 6 illustrates the input matching to $50 \Omega$ without a SAW. The input matching networks shown in Figure 3-3 on page 6 are the reference networks for the parameters given in the electrical characteristics.

Table 3-1. Calculation of LO and IF Frequency

| Conditions | Local Oscillator Frequency | Intermediate Frequency |
| :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}, \mathrm{MODE}=0$ | $\mathrm{f}_{\mathrm{LO}}=314 \mathrm{MHz}$ | $\mathrm{f}_{\mathrm{IF}}=1 \mathrm{MHz}$ |
| $\mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}, \mathrm{MODE}=1$ | $\mathrm{f}_{\mathrm{LO}}=432.92 \mathrm{MHz}$ | $\mathrm{f}_{\mathrm{IF}}=1 \mathrm{MHz}$ |
| $300 \mathrm{MHz}<\mathrm{f}_{\mathrm{RF}}<365 \mathrm{MHz}, \mathrm{MODE}=0$ | $\mathrm{f}_{\mathrm{LO}}=\frac{\mathrm{f}_{\mathrm{RF}}}{1+\frac{1}{314}}$ | $\mathrm{f}_{\mathrm{IF}}=\frac{\mathrm{f}_{\mathrm{LO}}}{314}$ |
| $365 \mathrm{MHz}<\mathrm{f}_{\mathrm{RF}}<450 \mathrm{MHz}, \mathrm{MODE}=1$ | $\mathrm{f}_{\mathrm{LO}}=\frac{\mathrm{f}_{\mathrm{RF}}}{1+\frac{1}{432.92}}$ | $\mathrm{f}_{\mathrm{IF}}=\frac{\mathrm{f}_{\mathrm{LO}}}{432.92}$ |

Figure 3-2. Input Matching Network with SAW Filter

$\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$


Figure 3-3. Input Matching Network without SAW Filter


Please note that for all coupling conditions (see Figure 3-2 on page 5 and Figure 3-3), the bond wire inductivity of the LNA ground is compensated. C3 forms a series resonance circuit together with the bond wire. $\mathrm{L}=25 \mathrm{nH}$ is a feed inductor to establish a DC path. Its value is not critical but must be large enough not to detune the series resonance circuit. For cost reduction, this inductor can be easily printed on the PCB. This configuration improves the sensitivity of the receiver by about 1 dB to 2 dB .

## 4. Analog Signal Processing

### 4.1 IF Amplifier

The signals coming from the RF front end are filtered by the fully integrated 4th-order IF filter. The IF center frequency is $f_{I F}=1 \mathrm{MHz}$ for applications where $f_{R F}=315 \mathrm{MHz}$ or $\mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}$ is used. For other RF input frequencies, refer to Table 3-1 on page 5 to determine the center frequency.

The receiver ATA5744 employs an IF bandwidth of $\mathrm{B}_{\mathrm{IF}}=600 \mathrm{kHz}$ and can be used together with the U2741B in ASK mode.

### 4.2 RSSI Amplifier

The subsequent RSSI amplifier enhances the output signal of the IF amplifier before it is fed into the demodulator. The dynamic range of this amplifier is DRRSSI $=60 \mathrm{~dB}$. If the RSSI amplifier is operated within its linear range, the best $S / N$ ratio is maintained. If the dynamic range is exceeded by the transmitter signal, the $\mathrm{S} / \mathrm{N}$ ratio is defined by the ratio of the maximum RSSI output voltage and the RSSI output voltage due to a disturber. The dynamic range of the RSSI amplifier is exceeded if the RF input signal is about 60 dB higher compared to the RF input signal at full sensitivity.

### 4.3 Pin RSSI

The output voltage of the RSSI amplifier (VRSSI) is available at pin RSSI. Using the RSSI output signal, the signal strength of different transmitters can be distinguished. The usable input power range $\mathrm{P}_{\text {Ref }}$ is -100 dBm to -55 dBm .

Since different RF input networks may exhibit slightly different values for the LNA gain, the sensitivity values given in the electrical characteristics refer to a specific input matching. This matching is illustrated in Figure 3-3 and exhibits the best possible sensitivity.

Figure 4-1. RSSI Characteristics


### 4.4 ASK Demodulator and Data Filter

The signal coming from the RSSI amplifier is converted into the raw data signal by the ASK demodulator.

An automatic threshold control circuit (ATC) is employed to set the detection reference voltage to a value where a good signal-to-noise ratio is achieved. This circuit also implies the effective suppression of any kind of inband noise signals or competing transmitters. If the $\mathrm{S} / \mathrm{N}$ ratio exceeds 10 dB , the data signal can be detected properly.

The output signal of the demodulator is filtered by the data filter before it is fed into the digital signal processing circuit. The data filter improves the $\mathrm{S} / \mathrm{N}$ ratio as its passband can be adopted to the characteristics of the data signal. The data filter consists of a 1st-order highpass and a 1st-order lowpass filter.

The highpass filter cut-off frequency is defined by an external capacitor connected to pin CDEM. The cut-off frequency of the highpass filter is defined by the following formula:

$$
\mathrm{fcu} \text { _DF }=\frac{1}{2 \times \pi \times \mathrm{R}_{1} \times \mathrm{CDEM}}
$$

Recommended values for CDEM are given in the electrical characteristics.
The cut-off frequency of the lowpass filter is defined by the selected baudrate range (BR_Range). BR_Range is defined by the pins BR_0 and BR_1. BR_Range must be set in accordance to the used baudrate.


Table 4-1. Definition of BR_Range by the Pins BR_0 and BR_1

| BR_1 | BR_0 | BR_Range |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 2 |

Each BR_Range is defined by a minimum and a maximum edge-to-edge time (tee_sig). These limits are defined in the electrical characteristics. They should not be exceeded to maintain full sensitivity of the receiver.

### 4.5 Receiving Characteristics

The RF receiver ATA5744 can be operated with and without a SAW front-end filter. In a typical automotive application, a SAW filter is used to achieve better selectivity. The selectivity with and without a SAW front-end filter is illustrated in Figure 4-1 on page 7. Note that the mirror frequency is reduced by 40 dB . The plots are printed relatively to the maximum sensitivity. If a SAW filter is used, an insertion loss of about 4 dB must be considered.

When designing the system in terms of receiving bandwidth, the LO deviation must be considered as it also determines the IF center frequency. The total LO deviation is calculated to be the sum of the deviation of the crystal and the XTO deviation of the ATA5744. Low-cost crystals are specified to be within $\pm 100 \mathrm{ppm}$. The XTO deviation of the ATA5744 is an additional deviation due to the XTO circuit. This deviation is specified to be $\pm 30 \mathrm{ppm}$. If a crystal of $\pm 100 \mathrm{ppm}$ is used, the total deviation is $\pm 130 \mathrm{ppm}$ in that case. Note that the receiving bandwidth and the IF-filter bandwidth are equivalent.

Figure 4-2. Receiving Frequency Response


### 4.6 Basic Clock Cycle of the Digital Circuitry

The complete timing of the digital circuitry and the analog filtering is derived from one clock. According to Figure 4-3, this clock cycle TClk is derived from the crystal oscillator (XTO) in combination with a divider. The division factor is controlled by the logical state at pin MODE. According to chapter 'RF Front End', the frequency of the crystal oscillator ( $f_{\text {хто }}$ ) is defined by the RF input signal ( $\mathrm{f}_{\text {RFin }}$ ) which also defines the operating frequency of the local oscillator ( $\mathrm{f}_{\mathrm{LO}}$ ).

Figure 4-3. Generation of the Basic Clock Cycle


Pin MODE can now be set in accordance with the desired clock cycle $\mathrm{T}_{\mathrm{Clk}} . \mathrm{T}_{\mathrm{Clk}}$ controls the following application-relevant parameters:

Timing of the analog and digital signal processing
IF filter center frequency ( $\mathrm{f}_{\mathrm{IFO}}$ )
Most applications are dominated by two transmission frequencies: $f_{\text {Send }}=315 \mathrm{MHz}$ is mainly used in USA, $f_{\text {Send }}=433.92 \mathrm{MHz}$ in Europe. In order to ease the usage of all $\mathrm{T}_{\mathrm{CIk}}$-dependent parameters, the electrical characteristics display three conditions for each parameter.

- Application USA

$$
\left(\mathrm{f}_{\text {ХтО }}=4.90625 \mathrm{MHz}, \mathrm{MODE}=\mathrm{L}, \mathrm{~T}_{\mathrm{CIk}}=2.0383 \mu \mathrm{~s}\right)
$$

- Application Europe
$\left(\mathrm{f}_{\text {хто }}=6.76438 \mathrm{MHz}, \mathrm{MODE}=\mathrm{H}, \mathrm{T}_{\mathrm{Clk}}=2.0697 \mu \mathrm{~s}\right)$
- Other applications
( $\mathrm{T}_{\mathrm{CIk}}$ is dependent on $\mathrm{f}_{\mathrm{XTO}}$ and on the logical state of pin MODE. The electrical characteristic is given as a function of $\mathrm{T}_{\mathrm{CIK}}$ ).
The clock cycle of some function blocks depends on the selected baud rate range (BR_Range) which is defined by the pins BR_0 and BR_1. This clock cycle $T_{\text {XCIk }}$ is defined by the following formulas for further reference:

$$
\begin{aligned}
\mathrm{BR} \_ \text {Range }= & \mathrm{BR} \_ \text {Range0: } & & \mathrm{T}_{\mathrm{XClk}}=8 \times \mathrm{T}_{\mathrm{Clk}} \\
& \text { BR_Range1: } & & \mathrm{T}_{\mathrm{XClk}}=4 \times \mathrm{T}_{\mathrm{Clk}} \\
& \text { BR_Range2: } & & \mathrm{T}_{\mathrm{XClk}}=2 \times \mathrm{T}_{\mathrm{Clk}} \\
& \text { BR_Range3: } & & \mathrm{T}_{\mathrm{XClk}}=1 \times \mathrm{T}_{\mathrm{Clk}}
\end{aligned}
$$

## 5. Pin ENABLE

Via the pin ENABLE the operating mode of the receiver can be selected (see Figure 5-1 and Figure 5-2).

If the pin ENABLE is held to Low, the receiver remains in sleep mode. All circuits for signal processing are disabled and only the XTO is running in that case. The current consumption is $I_{S}=I_{\text {Soff }}$ in that case. During the sleep mode the receiver is not sensitive to a transmitter signal.

To activate the receiver, the pin ENABLE must be held to High. During the start-up period, $\mathrm{T}_{\text {Startup }}$, all signal processing circuits are enabled and settled. The duration of the start-up period depends on the selected baud-rate range (BR_Range).

After the start-up period, all circuits are in a stable condition and the receiver is in the receiving mode.

In receiving mode, the internal data signal (Dem_out) is switched to pin DATA. To avoid incorrect timing at the begin of the data stream, the begin is synchronized to a falling edge of the incoming data signal. The receiver stays in the receiving mode until it is switched back to sleep mode via pin ENABLE.

During start-up and receiving mode, the current consumption is $I_{S}=I_{\text {Son }}$.
Figure 5-1. Enable Timing (1)


Figure 5-2. Enable Timing (2)


## 6. Digital Signal Processing

The data from the ASK demodulator (Dem_out) is digitally processed in different ways and as a result converted into the output signal DATA. This processing depends on the selected baudrate range ( $B R$ _Range). Figure 6-1 on page 11 illustrates how Dem_out is synchronized by the extended basic clock cycle $T_{\text {XCIk }}$. Data can change its state only after $T_{\text {XCIk }}$ has elapsed. The edge-to-edge time period tee_sig of the DATA signal as a result is always an integral multiple of $\mathrm{T}_{\text {XCIk }}$.

The minimum time period between two edges of the data signal is limited to tee_sig $\geq T_{\text {DATA_min }}$. This implies an efficient suppression of spikes at the DATA output. At the same time it limits the maximum frequency of edges at DATA. This eases the interrupt handling of a connected microcontroller.

Figure 6-1. Synchronization of the Demodulator Output


Figure 6-2. Debouncing of the Demodulator Output


## 7. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{S}}$ |  | 6 | V |
| Power dissipation | $\mathrm{P}_{\text {tot }}$ |  | 450 | mW |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature | $\mathrm{T}_{\text {amb }}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Maximum input level, input matched to $50 \Omega$ | $\mathrm{P}_{\text {in_max }}$ |  | 10 | dBm |

## 8. Thermal Resistance

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Junction ambient SO20 package | $\mathrm{R}_{\mathrm{thJA}}$ | 100 | $\mathrm{~K} / \mathrm{W}$ |
| Junction ambient SSO20 package | $\mathrm{R}_{\mathrm{thJA}}$ | 100 | $\mathrm{~K} / \mathrm{W}$ |

## 9. Electrical Characteristics

All parameters refer to GND, $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{f}_{0}=433.92 \mathrm{MHz}$ and $\mathrm{f}_{0}=315 \mathrm{MHz}$, unless otherwise specified. $\left(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

| Parameters | Test Conditions | Symbol | 6.76438 MHz Osc. (MODE:1) |  |  | 4.90625 MHz Osc. (MODE:0) |  |  | Variable Oscillator |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Basic Clock Cycle of the Digital Circuitry |  |  |  |  |  |  |  |  |  |  |  |  |
| Basic clock cycle | $\begin{aligned} & \text { MODE }=0 \text { (USA) } \\ & \text { MODE }=1 \text { (Europe) } \end{aligned}$ | $\mathrm{T}_{\mathrm{Clk}}$ | 2.0697 |  | 2.0697 | 2.0383 |  | 2.0383 | $\begin{aligned} & 1 /\left(\mathrm{f}_{\mathrm{xto}} / 10\right) \\ & 1 /\left(\mathrm{f}_{\mathrm{xto}} / 14\right) \end{aligned}$ |  | $\begin{aligned} & 1 /\left(\mathrm{f}_{\mathrm{xto}} / 10\right) \\ & 1 /\left(\mathrm{f}_{\mathrm{xto}} / 14\right) \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Extended basic clock cycle | BR_Range0 BR_Range1 BR_Range2 BR_Range3 | $\mathrm{T}_{\mathrm{XClk}}$ | $\begin{gathered} 16.6 \\ 8.3 \\ 4.1 \\ 2.1 \end{gathered}$ |  | $\begin{gathered} 16.6 \\ 8.3 \\ 4.1 \\ 2.1 \end{gathered}$ | $\begin{gathered} 16.3 \\ 8.2 \\ 4.1 \\ 2.0 \end{gathered}$ |  | $\begin{gathered} 16.3 \\ 8.2 \\ 4.1 \\ 2.0 \end{gathered}$ | $\begin{aligned} & 8 \times \mathrm{T}_{\mathrm{Clk}} \\ & 4 \times \mathrm{T}_{\mathrm{Clk}} \\ & 2 \times \mathrm{T}_{\mathrm{Clk}} \\ & 1 \times \mathrm{T}_{\mathrm{Clk}} \end{aligned}$ |  | $\begin{aligned} & 8 \times \mathrm{T}_{\mathrm{Clk}} \\ & 4 \times \mathrm{T}_{\mathrm{Clk}} \\ & 2 \times \mathrm{T}_{\mathrm{Clk}} \\ & 1 \times \mathrm{T}_{\mathrm{Clk}} \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Start-up time (see Figure 5-1 and Figure 5-2 on page 10) | BR_Range0 BR_Range1 BR_Range2 BR_Range3 | $\mathrm{T}_{\text {Startup }}$ | $\begin{gathered} 1855 \\ 1061 \\ 1061 \\ 663 \end{gathered}$ |  | $\begin{gathered} 1855 \\ 1061 \\ 1061 \\ 663 \end{gathered}$ | $\begin{gathered} 1827 \\ 1045 \\ 1045 \\ 653 \end{gathered}$ |  | $\begin{gathered} 1827 \\ 1045 \\ 1045 \\ 653 \end{gathered}$ | $\begin{array}{r} 896.5 \\ 512.5 \\ 512.5 \\ 320.5 \\ \times \mathrm{T}_{\mathrm{Clk}} \end{array}$ |  | $\begin{array}{r} 896.5 \\ 512.5 \\ 512.5 \\ 320.5 \\ \times \mathrm{T}_{\mathrm{Clk}} \end{array}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Receiving Mode |  |  |  |  |  |  |  |  |  |  |  |  |
| Intermediate frequency | MODE=0 (USA) MODE=1 (Europe) | $\mathrm{f}_{\text {IF }}$ |  | 1.0 |  |  | 1.0 |  | $\begin{gathered} \mathrm{f}_{\text {Хто }} \times 64 / 314 \\ \mathrm{f}_{\text {Хто }} \times 64 / 432.92 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Minimum time period between edges at pin DATA | BR_Range0 <br> BR_Range1 <br> BR_Range2 <br> BR_Range3 <br> (Figure 6-2 on page <br> 11) | $\mathrm{T}_{\text {DATA_min }}$ | $\begin{gathered} 165 \\ 83 \\ 41.4 \\ 20.7 \end{gathered}$ |  | $\begin{gathered} 165 \\ 83 \\ 41.4 \\ 20.7 \end{gathered}$ | $\begin{gathered} 163 \\ 81 \\ 40.7 \\ 20.4 \end{gathered}$ |  | $\begin{gathered} 163 \\ 81 \\ 40.7 \\ 20.4 \end{gathered}$ | $\begin{gathered} 10 \times T_{\mathrm{XClk}} \\ 10 \times \mathrm{T}_{\mathrm{XCI}} \\ 10 \times \mathrm{T}_{\mathrm{XClk}} \\ 10 \times \mathrm{T}_{\mathrm{XClk}} \end{gathered}$ |  | $\begin{aligned} & 10 \times T_{\mathrm{XClk}} \\ & 10 \times \mathrm{T}_{\mathrm{XCl}} \\ & 10 \times \mathrm{T}_{\mathrm{XClk}} \\ & 10 \times \mathrm{T}_{\mathrm{XClk}} \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Edge to edge time period of the data signal for full sensitivity | BR_Range0 <br> BR_Range1 <br> BR_Range2 <br> BR_Range3 <br> (Figure 5-1 on page 10) | $t_{\text {ee_sig }}$ | $\begin{gathered} 400 \\ 200 \\ 100 \\ 50 \end{gathered}$ |  | $\begin{aligned} & 8479 \\ & 8479 \\ & 8479 \\ & 8479 \end{aligned}$ | $\begin{gathered} 400 \\ 200 \\ 100 \\ 50 \end{gathered}$ |  | $\begin{aligned} & 8350 \\ & 8350 \\ & 8350 \\ & 8350 \end{aligned}$ | $\begin{gathered} \text { BR_Range } \\ \times \\ 2 \mu \mathrm{~s} / \mathrm{T}_{\text {CLK }} \end{gathered}$ |  | $\begin{gathered} 4097 \times \\ \mathrm{T}_{\text {CLK }} \end{gathered}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |

## 10. Electrical Characteristics (continued)

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption | Sleep mode (XTO active) | $\mathrm{IS}_{\text {off }}$ |  | 190 | 276 | $\mu \mathrm{A}$ |
|  | IC active (startup-, receiving mode) pin DATA $=\mathrm{H}$ | $\mathrm{IS}_{\text {on }}$ |  | 7.1 | 8.7 | mA |
| LNA Mixer |  |  |  |  |  |  |
| Third-order intercept point | LNA/ mixer/ IF amplifier input matched according to Figure 3-3 on page 6 | IIP3 |  | -28 |  | dBm |
| LO spurious emission at $\mathrm{RF}_{\text {In }}$ | Input matched according to Figure 3-3 on page 6, required according to I-ETS 300220 | $\mathrm{IS}_{\text {LORF }}$ |  | -73 | -57 | dBm |
| Noise figure LNA and mixer (DSB) | Input matching according to Figure 3-3 on page 6 | NF |  | 7 |  | dB |
| LNA_IN input impedance | At 433.92 MHz At 315 MHz | Z $\mathrm{i}_{\text {LNA_IN }}$ |  | $\begin{gathered} 1.0 \\| 1.56 \\ 1.3\|\mid 1.0 \end{gathered}$ |  | $k \Omega \\| p F$ $\mathrm{k} \Omega \\| \mathrm{pF}$ |

## 10. Electrical Characteristics (continued)

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 dB compression point (LNA, mixer, IF amplifier) | Input matched according to Figure 3-3 on page 6, referred to $\mathrm{RF}_{\text {in }}$ | $\mathrm{IP}_{1 \mathrm{db}}$ |  | -40 |  | dBm |
| Maximum input level | Input matched according to Figure $3-3$ on page $6, \mathrm{BER} \leq 10^{-3}$ | $\mathrm{P}_{\text {in_max }}$ |  |  | -20 | dBm |
| Local Oscillator |  |  |  |  |  |  |
| Operating frequency range VCO |  | $\mathrm{f}_{\mathrm{VCO}}$ | 299 |  | 449 | MHz |
| Phase noise VCO/LO | $\begin{aligned} & \mathrm{f}_{\text {osc }}=432.92 \mathrm{MHz} \\ & \text { at } 1 \mathrm{MHz} \\ & \text { at } 10 \mathrm{MHz} \end{aligned}$ | L (fm) |  | $\begin{gathered} -93 \\ -113 \end{gathered}$ | $\begin{gathered} -90 \\ -110 \end{gathered}$ | $\mathrm{dBC} / \mathrm{Hz}$ <br> $\mathrm{dBC} / \mathrm{Hz}$ |
| Spurious of the VCO | at $\pm \mathrm{f}_{\mathrm{xTO}}$ |  |  | -55 | -47 | dBC |
| VCO gain |  | $\mathrm{K}_{\mathrm{Vco}}$ |  | 190 |  | MHz/V |
| Loop bandwidth of the PLL | For best LO noise (design parameter) $\begin{aligned} & \mathrm{R} 1=820 \Omega \\ & \mathrm{C} 9=4.7 \mathrm{nF} \\ & \mathrm{C} 10=1 \mathrm{nF} \end{aligned}$ | $\mathrm{B}_{\text {Loop }}$ |  | 100 |  | kHz |
| Capacitive load at pin LF |  | $\mathrm{C}_{\text {LF_tot }}$ |  |  | 10 | nF |
| XTO operating frequency | XTO crystal frequency, appropriate load capacitance must be connected to XTAL $\mathrm{f}_{\mathrm{XTAL}}=6.764375 \mathrm{MHz}$ (EU) $\mathrm{f}_{\mathrm{XTAL}}=4.90625 \mathrm{MHz}(\mathrm{US})$ | $\mathrm{f}_{\text {хто }}$ | $\begin{aligned} & 6.764375 \\ & -30 \mathrm{ppm} \\ & 4.90625 \\ & -30 \mathrm{ppm} \end{aligned}$ | $\begin{aligned} & 6.764375 \\ & 4.90625 \end{aligned}$ | $\begin{aligned} & 6.764375 \\ & +30 \mathrm{ppm} \\ & 4.90625 \\ & +30 \mathrm{ppm} \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Series resonance resistor of the crystal | $\begin{aligned} & \mathrm{f}_{\mathrm{XTO}}=6.764 \mathrm{MHz} \\ & 4.906 \mathrm{MHz} \end{aligned}$ | $\mathrm{R}_{\mathrm{S}}$ |  |  | $\begin{aligned} & 150 \\ & 220 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| Static capacitance of the crystal |  | C |  |  | 6.5 | pF |
| Analog Signal Processing |  |  |  |  |  |  |
| Input sensitivity | Input matched according to Figure 3-3 ASK (level of carrier) BER $\leq 10^{-3}$ (Manchester), $\mathrm{f}_{\text {in }}=433.92 \mathrm{MHz} / 315 \mathrm{MHz}$ $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{IF}}=1 \mathrm{MHz}$ | $\mathrm{P}_{\text {Ref_ASK }}$ |  |  |  |  |
|  | BR_Range0 ( 1 kBd ) |  | -107 | -110 | -112 | dBm |
|  | BR_Range1 (2 kBd) |  | -105 | -108 | -110 | dBm |
|  | BR_Range2 (4kBd) |  | -103 | -106 | -108 | dBm |
|  | BR_Range3 (8 kBd) |  | -101 | -104 | -106 | dBm |
| Sensitivity variation for the full operating range compared to $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\text {in }}=433.92 \mathrm{MHz} / 315 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{lF}}=1 \mathrm{MHz} \\ & \mathrm{P}_{\text {ASK }}=\mathrm{P}_{\text {Ref_ASK }}+\Delta \mathrm{P}_{\text {Ref }} \end{aligned}$ | $\Delta \mathrm{P}_{\text {Ref }}$ | +2.5 |  | -1.5 | dB |

## 10. Electrical Characteristics (continued)

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sensitivity variation for full operating range including IF filter compared to $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | $\begin{aligned} & f_{\text {in }}=433.92 \mathrm{MHz} / 315 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IF}}=0.79 \mathrm{MHz} \text { to } 1.21 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IF}}=0.73 \mathrm{MHz} \text { to } 1.27 \mathrm{MHz} \\ & \mathrm{P}_{\text {ASK }}=\mathrm{P}_{\text {Ref_ASK }}+\Delta \mathrm{P}_{\text {Ref }} \end{aligned}$ | $\Delta \mathrm{P}_{\text {Ref }}$ | $\begin{aligned} & +5.5 \\ & +7.5 \end{aligned}$ |  | $\begin{aligned} & -1.5 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| $\mathrm{S} / \mathrm{N}$ ratio to suppress inband noise signals |  | SNR |  | 10 | 12 | dB |
| Dynamic range RSSI amplifier |  | $\Delta \mathrm{R}_{\mathrm{RSSI}}$ |  | 60 |  | dB |
| RSSI output voltage range |  | $\mathrm{V}_{\text {RSSI }}$ | 1.0 |  | 3.0 | V |
| RSSI gain |  | $\mathrm{G}_{\text {RSSI }}$ |  | 20 |  | $\mathrm{mV} / \mathrm{dB}$ |
| RI of pin CDEM for cut-off frequency calculation | $\text { fcu_DF }=\frac{1}{2 \times \pi \times R_{1} \times C D E M}$ | $\mathrm{R}_{1}$ | 28 | 40 | 55 | k $\Omega$ |
| Recommended CDEM for best performance | BR_Range0 <br> BR_Range1 <br> BR_Range2 <br> BR_Range3 | CDEM |  | $\begin{aligned} & 33 \\ & 18 \\ & 10 \\ & 6.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nF} \\ & \mathrm{nF} \\ & \mathrm{nF} \\ & \mathrm{nF} \end{aligned}$ |
| Upper cut-off frequency data filter | Upper cut-off frequency <br> BR_Range0 <br> BR_Range1 <br> BR_Range2 <br> BR_Range3 | $\mathrm{f}_{u}$ | $\begin{gathered} 1.75 \\ 3.5 \\ 7.0 \\ 14.0 \end{gathered}$ | $\begin{gathered} 2.2 \\ 4.4 \\ 8.8 \\ 17.6 \end{gathered}$ | $\begin{gathered} 2.65 \\ 5.3 \\ 10.6 \\ 21.2 \end{gathered}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Digital Ports |  |  |  |  |  |  |
| Data output <br> - Saturation voltage LOW <br> - Internal pull-up resistor | $\mathrm{I}_{01}=1 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\text {OI }} \\ \mathrm{R}_{\text {Pup }} \end{gathered}$ | 39 | $\begin{gathered} 0.08 \\ 50 \end{gathered}$ | $\begin{aligned} & 0.3 \\ & 65 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| ENABLE input <br> - Low-level input voltage <br> - High-level input voltage | Sleep mode Receiving mode | $\begin{aligned} & \mathrm{V}_{\mathrm{III}} \\ & \mathrm{~V}_{\mathrm{Ih}} \end{aligned}$ | $0.8 \times \mathrm{V}_{\mathrm{S}}$ |  | $0.2 \times \mathrm{V}_{\text {S }}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| MODE input <br> - Low-level input voltage <br> - High-level input voltage | $\begin{aligned} & \text { Division factor }=10 \\ & \text { Division factor }=14 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{II}} \\ & \mathrm{~V}_{\mathrm{Ih}} \end{aligned}$ | $0.8 \times \mathrm{V}_{\mathrm{S}}$ |  | $0.2 \times \mathrm{V}_{\text {S }}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| BR_0 input <br> - Low-level input voltage <br> - High-level input voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{III}} \\ & \mathrm{~V}_{\mathrm{Ih}} \end{aligned}$ | $0.8 \times \mathrm{V}_{\text {S }}$ |  | $0.2 \times \mathrm{V}_{\text {S }}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| BR_1 input <br> - Low-level input voltage <br> - High-level input voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{II}} \\ & \mathrm{~V}_{\mathrm{Ih}} \end{aligned}$ | $0.8 \times \mathrm{V}_{\mathrm{S}}$ |  | $0.2 \times \mathrm{V}_{\mathrm{S}}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| TEST input <br> - Low-level input voltage | Test input must always be set to LOW | $\mathrm{V}_{\text {II }}$ |  |  | $0.2 \times \mathrm{V}_{\text {S }}$ | V |

Figure 10-1. Application Circuit: $\mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}$, without SAW Filter


Figure 10-2. Application Circuit: $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$, without SAW Filter


Figure 10-3. Application Circuit: $\mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}$, with SAW Filter


Figure 10-4. Application Circuit: $f_{\text {RF }}=315 \mathrm{MHz}$, with SAW Filter


## 11. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| ATA5744N-TKSY | SSO20 | Tube, Pb-free |
| ATA5744N-TKQY | SSO20 | Taped and reeled, Pb-free |
| ATA5744N-TGSY | SO20 | Tube, Pb-free |
| ATA5744N-TGQY | SO20 | Taped and reeled, Pb-free |

## 12. Package Information




Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

## Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

emory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>\section*{Microcontrollers}<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>La Chantrerie<br>BP 70602<br>44306 Nantes Cedex 3, France<br>Tel: (33) 2-40-18-18-18<br>Fax: (33) 2-40-18-19-60<br>ASIC/ASSP/Smart Cards<br>Zone Industrielle<br>13106 Rousset Cedex, France<br>Tel: (33) 4-42-53-60-00<br>Fax: (33) 4-42-53-60-01<br>1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA<br>Tel: 1(719) 576-3300<br>Fax: 1(719) 540-1759<br>Scottish Enterprise Technology Park<br>Maxwell Building<br>East Kilbride G750QR, Scotland<br>Tel: (44) 1355-803-000<br>Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests<br>www.atmel.com/literature


#### Abstract

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use


 as components in applications intended to support or sustain life.© Atmel Corporation 2005. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

