

2 K × 8 CMOS Dual Port RAM

Description

The M67132/67142 are very low power CMOS dual port static RAMs organized as 2048 × 8. They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or more width systems. The TEMIC MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by $\overline{\text{CS}}$ permits the onchip circuitry of each port in order to enter a very low stand by power mode.

Using an array of eight transistors (8T) memory cell and fabricated with the state of the art 1.0 μ m lithography named SCMOS, the M67132/142 combine an extremely low standby supply current (typ = 1.0 μ A) with a fast access time at 35 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5 μ W.

For military/space applications that demand superior levels of performance and reliability the M 67132/142 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

Features

- Fast Access Time
 35 ns to 55 ns
 30 ns Preliminary for Commercial only
- 67132L/67142L Low Power
 67132V/67142V Very Low Power
- Expandable Data Bus to 16 Bits or More Using Master/Slave Devices when Using More than One Device.
- On Chip Arbitration Logic


- BUSY Output Flag on Master
- BUSY Input Flag on Slave
- Fully Asynchronous Operation from Either Port
- Battery Backup Operation : 2 V Data Retention
- TTL Compatible
- Single 5V ± 10 % Power Supply

3.3V versions are also available. Please consult sales. Versions with interrupt are also available. Please consult sales.




Interface

Pin Configuration



Block Diagram





Pin Names

LEFT PORT	RIGHT PORT	NAMES
$\overline{\text{CS}}_{\text{L}}$	$\overline{\mathrm{CS}}_{\mathrm{R}}$	Chip select
R/\overline{W}_L	R/\overline{W}_R	Write Enable
$\overline{\mathrm{OE}}_{\mathrm{L}}$	$\overline{\mathrm{OE}}_{R}$	Output Enable
A _{0L-10L}	A _{0R - 10R}	Address
I/O _{0L - 7L}	I/O _{0R - 7R}	Data Input/Output
$\overline{ ext{BUSY}}_{ ext{L}}$	$\overline{\mathrm{BUSY}}_{\mathbf{R}}$	Busy Flag
V	CC	Power
Gì	ND	Ground

Functional Description

The M 67132/M67142 has two ports with separate control, address and I/O pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by \overline{CS} . \overline{CS} controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected (\overline{CS} high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In read mode, the port's \overline{OE} turns the Output drivers on when set LOW. Non-conflicting READ/WRITE conditions are illustrated in table 1.

Arbitration Logic

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns and determine which port has access. In all cases, an active BUSY flag will be set for the inhibited port.

The \overline{BUSY} flags are required when both ports attempt to access the same location simultaneously. Should this conflict arise, on-chip arbitration logic will determine which port has access and set the \overline{BUSY} flag for the inhibited port. \overline{BUSY} is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which \overline{BUSY} is set LOW. The inhibited port will be given access when \overline{BUSY} goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided : (1) if the addresses match and are valid before $\overline{\text{CS}}$ on-chip control logic arbitrates between $\overline{\text{CS}}_L$ and $\overline{\text{CS}}_R$ for access ; or (2) if the $\overline{\text{CS}}_S$ are low before an address match, on-chip

control logic arbitrates between the left and right addresses for access (refer to table 2). The inhibited port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation in both arbitration modes.

Data Bus Width Expansion

Master/Slave Description

Expanding the data bus width to 16 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chip has a hardware arbitrator, and the addresses for each chip arrive at the same time one chip may activate its L \overline{BUSY} signal while another activates its R \overline{BUSY} signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developed a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has BUSY inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems.

When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until the BUSY input has been settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. On the opposite, the write pulse must extend a hold time beyond BUSY to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's BUSY signal.



Truth Table

Table 1: Non Contention Read/Write Control⁽⁴⁾

	LEFT OR RI	GHT PORT ⁽¹⁾							
R/W	cs	OE	D0-7	FUNCTION					
X	Н	X	z	Port Disabled and in Power Down Mode. ICCSB or ICCSB1					
L	L	Х	DATA _{IN}	Data on Port Written into memory ⁽²⁾					
Н	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾					
Н	L	Н	z	High Impedance Outputs					

Notes: 1. Λ_{OL} Λ_{10L} ≠ Λ_{OR} Λ_{10R}.
2. If BUSY = L, data is not written.
3. If BUSY = L, data may not be valid, see t_{WDD} and t_{DDD} timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE.

Table 2: Arbitration⁽⁵⁾

LEF	T PORT	RIGH	T PORT	FL_{ℓ}	AGS	FUNCTION
$\overline{\mathrm{CS}}_{\mathrm{L}}$	A _{0L} - A _{10L}	$\overline{\text{CS}}_{R}$	A _{0L} - A _{10R}	$\overline{\mathrm{BUSY}}_{\mathrm{L}}$	BUSYR	FUNCTION
П	x	II	X	II	II	No Contention
L	Any	Н	X	Н	Н	No Contention
Н	X	L	Any	Н	Н	No Contention
L	$\neq A_{0R} - A_{10R}$	L	$\neq A_{0L} - A_{10L}$	П	II	No Contention
ADDRESS A	RBITRATION WIT	H CE LOW BE	FORE ADDRESS N	ИАТСН		•
L	LV5R	L	LV5R	Н	L	L Port Wins
L	RV5L	L	RV5L	L	II	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CS ARBITRA	ATION WITH ADDI	RESS MATCILI	BEFORE CS			
LL5R	$=A_{0R}-A_{10R}$	LL5R	$= A_{0L} - A_{10L}$	Н	L	L-Port Wins
RL5L	$=\Lambda_{0R}$ Λ_{10R}	RL5L	$=\Lambda_{0L}-\Lambda_{10L}$	L	Н	R Port Wins
LW5R	- A _{0R} A _{10R}	LW5R	$-A_{0L}-A_{10L}$	II	L	Arbitration Resolved
LW5R	$= A_{0R} - A_{10R}$	LW5R	$= A_{0L} - A_{10L}$	L	Н	Arbitration Resolved

Notes: 5. X – DON'T CARE, L – LOW, H – HIGH. LV5R = Left Address Valid \geq 5 ns before right address.

 $RV5L = Right address Valid \ge 5 ns before left address.$

Same - Left and Right Addresses match within 5 ns of each other.

LL5R = Left \overline{CS} = LOW \geq 5 ns before Right \overline{CS} . RL5L = Right \overline{CS} = LOW \geq 5 ns before left \overline{CS} .

LW5R = Left and Right $\overline{CS} = LOW$ within 5 ns of each other.



Electrical Characteristics

Absolute Maximum Ratings

* Notice

Supply voltage (VCC–GND) : -0.3 V to 7.0 V Input or output voltage applied : \hdots . (GND –0.3 V) to (VCC + 0.3 V) Storage temperature : $-65^{\circ}C$ to + $150^{\circ}C$ Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extented periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE
Military	$V_{CC} = 5 \text{ V} \pm 10 \%$	− 55 °C to + 125 °C
Automotive	$V_{\rm CC}$ – 5 V ± 10 %	− 40 °C to + 125 °C
Commercial	$V_{CC} = 5 V \pm 10 \%$	0 °C to + 70 °C
Industrial	$V_{CC} = 5 V \pm 10 \%$	-40 °C to + 85 °C

DC Parameters

			67132/142-30	67132/142-35		67132/142-45		67132/	142–55		
Parameter	Description	Versio n	Preliminary COM	COM	IND MIL AUTO	сом	IND MIL AUTO	сом	IND MIL AUTO		Value
I _{CCSB (6)}	Standby supply current (Both ports TTL level inputs)	V L	5 40	5 40	5 50	5 40	5 50	5 40	5 50	mA mA	Max Max
I _{CCSB1 (7)}	Standby supply current (Both ports CMOS level inputs)	V L	100 1000	100 1000	200 2000	100 1000	200 2000	100 1000	200 2000	μ Α μ Α	Max Max
I _{CCOP (8)}	Operating supply current (Both ports active)	V L	160 175	145 155	180 200	135 150	150 170	130 140	140 170	mA mA	Max Max
T _{CCOP1 (9)}	Operating supply current (One port active – One port standby)	V L	100 105	85 95	100 110	75 85	85 90	70 80	75 80	mA mA	Max Max

Notes: 6. $\overline{CS}_L = \overline{CS}_R \ge 2.2 \text{ V}.$

- 7. $\overline{\text{CS}}_{L} = \overline{\text{CS}}_{R} \ge VXX 0.2 \text{ V}.$
- 8. Both ports active Maximum frequency Outputs open \overline{OE} = VIH.
- 9. One port active (f = MAX) Output open One port stand-by TTL or CMOS Level inputs $\overline{CS}_L = \overline{CS}_R \ge 2.2 \text{ V}$.

PARAMETER	DESCRIPTION	67132–30/35/45/55 67142–30/35/45/55	UNIT	VALUE
II/O ₍₁₀₎	Input/Output leakage current	+/- 10	μА	Max
VIL(11)	Input low voltage	0.8	v	Max
VIH(11)	Input high voltage	2.2	v	Min
VOL(12)	Output low voltage	0.4	V	Max
VOL(13)	Open drain output low voltage (BUSY)	0.5	v	Max
VOH ₍₁₂₎	Output high voltage	2.4	v	Min
CIN ₍₁₇₎	Input capacitance	5	pF	Max
COUT ₍₁₇₎	Output capacitance	7	pF	Max

- Notes: 10. $V_{CC} = 5$ V, $V_{ID} = G_{ID}$ d to V_{CC} , $\overline{CS} = V_{IH}$, $V_{OU} = 0$ to V_{CC} . 11. V_{IH} max $= V_{CC} + 0.3$ V, V_{IL} min = 0.3 V or = 1 V pulse width 50 ns. 12. V_{CC} min, IOL = 4 mA, IOH = 4 mA.

 - 13. $I_{OL} = 16 \text{ mA}$.


Data-Retention Mode

MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

 $1-Chip\ select\ (\overline{CS})\ must\ be\ held\ high\ during\ data$ retention ; within $Vec\ to\ VCC_{DR}.$

- $2-\overline{CS}$ must be kept between $V_{CC}-0.2\ V$ and 70 % of Vcc during the power up and power down transitions.
- 3 The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (4.5 volts).

Timing



		M	AX	
PARAMETER	TEST CONDITIONS (14)	СОМ	MIL IND AUTO	UNIT
ICC _{DR1}	@ VCC _{DR} = 2 V	5	20	μΑ
ICC _{DR2}	@ VCC _{DR} – 3 V	10	30	μА

Notes: 14. $\overline{CS} = Vcc$, Vin = Gnd to Vcc. 15. $t_{RC} = Read$ cycle time.


AC Test Conditions

Input Pulse Levels : GND to 3.0 V Input Rise/Fall Times : 5 ns

Input Timing Reference Levels: 1.5 V


Output Reference Levels : 1.5 V Output Load : see figures 1, 2

Figure 1. Output Load.



* Including scope and jig

Figure 2. Output load. (For t_{HZ} , t_{LZ} , t_{WZ} , and t_{OW})






AC Parameters

READ (YCLE			2-30(*) 2-30(*)	M67132-35(**) M67142-35(**)		M67132-45 M67142-45		M67132-55 M 67142-55		
SYMBOL (19)	SYMBOL (20)	PARAMETER	MIN. PRELIM	MAX. MNARY	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVR	l _{RC}	Read cycle time	30	-	35	-	45	_	55	-	ns
TAVQV	t _{AA}	Address access time	-	30	-	35	_	45	_	55	ns
TELQV	tACS	Chip Select access time (18)	-	30	-	35	_	45	_	55	ns
TGLQV	t _{AOE}	Output enable access time	-	15	-	25	_	30	_	35	ns
TAVQX	t _{OH}	Output hold from address change	0	_	0	_	O	_	υ	_	ns
TELQZ	t _{LZ}	Output low Z time (16, 17)	0	-	5	-	5	-	5	_	ns
TEHQZ	t _{HZ}	Output high Z time (16, 17)	-	12	-	15	_	20	_	30	ns
TPU	t _{PU}	Chip Select to power up time (17)	0	-	0	-	0	-	0	_	ns
TPD	t _{PD}	Chip disable to power down time (17)	_	50	_	50	_	50	_	50	ns


16. Transition is measured \pm 500 mV from low or high impedance voltage with load (figures 1 and 2).

- 17. This parameter is guaranteed but not tested.
- 18. To access RAM $\overline{CS} = VIL$.
- 19. STD symbol.
- 20. ALT symbol.
- (*). Commercial only, not available in DIP.
- (**). DIP package available for commercial only.

Timing Waveform of Read Cycle n^o 1, Either Side $^{(21,\,22,\,24)}$



Timing Waveform of Read Cycle no 2, Either Side (21, 23, 25)



- 21. R/\overline{W} is high for read cycles.
- 22. Device is continuously enabled, \$\overline{CS}\$ = V_{IL}.
 23. Addresses valid prior to or coincident with \$\overline{CS}\$ transition low.
- 24. $\overline{OE} = V_{IL}$ 25. To access RAM, $\overline{CS} = V_{IL}$.

M67132/M67142



AC Parameters

WRITE	CYCLE			2-30(*) 2-30(*)		2-35(**) 2-35(**)	M67132-45 M67142-45		M67132-55 M 67142-55		
SYMBOL (30)	SYMBOL (31)	PARAMETER	MIN. PRELIN	MAX. MINARY	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
TAVAVW	t _{WC}	Write cycle time	30	_	35	_	45	_	55		ns
TELWII	t _{SW}	Chip select to end of write (28)	25	-	30		35	_	40	_	ns
TAVWH	ι _{AW}	Address valid to end of write	25	=	30		35	=	40	=	ns
TAVWL	t _{AS}	Address Set up Time	0		0		0		0		ns
TWLWH	t _{WP}	Write Pulse Width	25	_	30	_	35	_	40	_	ns
TWHAX	t _{WR}	Write Recovery Time	0	_	0	_	0	_	0	_	ns
TDVWH	t _{DW}	Data Valid to end of write	15	_	20	_	20	_	20	_	ns
TGIIQZ	t _{HZ}	Output high Z time (26, 27)	_	12	_	15	-	20	-	30	ns
TWHDX	t _{DII}	Data hold time (29)	0	_	0	_	0	_	0	_	ns
TWLQZ	t _{WZ}	Write enable to output in high Z (26, 27)	-	12	-	15	-	20	-	30	ns
тwнqх	tow	Output active from end of write (26, 27, 29)	0	=	0	-	0	-	0	-	ns


26. Transition is measured \pm 500 mV from low or high impedance voltage with load (figures 1 and 2). Notes:

- 27. This parameter is guaranteed but not tested.
 28. To access RAM CS = VIL.


 This condition must be valid for entire t_{SW} time.
- 29. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}
- 30. STD symbol. 31. ALT symbol.
- (*). Commercial only, not available in DIP. (**). DIP package available for commercial only.



Timing Waveform of Write Cycle no 1, R/W Controlled Timing (32, 33, 34, 38)



Timing Waveform of Write Cycle n^o 2, \overline{CS} Controlled Timing $^{(32,\,33,\,34,\,36)}$



Notes:

- 32. $\mbox{R/}\overline{\mbox{W}}$ must be high during all address transitions.
- 33. A write occurs during the overlap (t_{SW} or t_{WP}) of a low \(\overline{CS}\) and a low R/\(\overline{W}\).
 34. t_{WR} is measured from the earlier of \(\overline{CS}\) or R/\(\overline{W}\) going high to the end of write cycle.
- 35. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 36. If the \overline{CS} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high
- 37. Transition is measured ± 500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100 % tested.
- 38. If \overline{OE} is low during a R/ \overline{W} controlled write cycle, the write pulse width must be the larger of $t_{WZ} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} 39. To access RAM, \overline{CS} – VIL.

M67132/M67142



AC Parameters

SYM- BOL	PARAMETER BUSY TIMING (For M67132 only)	M6714 MIN.	32-30(*) 12-30(*) MAX. MINARY	M67132–35(**) M67142–35(**) MIN. MAX.		M67132-45 M67142-45 MIN. MAX.		M67132-55 M 67142-55 MIN. MAX.		UNIT
t _{BAA}	BUSY Access time to address	_	30	_	35	_	35	_	45	ns
t _{BDA}	BUSY Disable time to address	_	25	-	30	-	35	-	40	ns
t _{BAC}	BUSY Access time to Chip Select	-	25	-	30	-	30	-	35	ns
t _{BDC}	BUSY Disable time to Chip Select		25		25		25		30	ns
t _{WDD}	Write Pulse to data delay (40)	_	55	-	60	-	70	_	80	ns
ι _{DDD}	Write data valid to read data delay (40)	_	33	-	35	-	45	-	55	ns
t _{APS}	Arbitration priority set-up time (41)	5	-	5	-	5	-	5	-	ns
tBDD	BUSY disable to valid data	-	Note 42	-	Note 42	-	Note 42	_	Note 42	ns
BUSY T	IMING (For M 67142 only)									ns
t _{WB}	Write to BUSY input (43)	0		0		0		0		ns
t _{WH}	Write hold after BUSY (44)	20	-	20	-	20	-	20	_	ns
$t_{ m WDD}$	Write pulse to data delay (45)	_	55	-	60	-	70	_	80	ns
t _{DDD}	Write data valid to read data delay (45)	-	30	-	35	-	45	_	55	ns

- Notes: 40. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For M67132 only)".
 - 41. To ensure that the earlier of the two ports wins.


 - 42. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} t_{WP} (actual) or t_{DDD} t_{DW} (actual).
 43. To ensure that the write cycle is inhibited during contention.
 44. To ensure that a write cycle is completed after contention.
 45. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read". with Port to port delay (For M67132 only)".

 (*). Commercial only, not available in DIP.

 (**). DIP package for commercial only.



Timing Waveform of Read with \overline{BUSY} (46, 47, 48) (For M67132)




Notes: 46. To ensure that the earlier of the two port wins.

47. Write cycle parameters should be adhered to, to ensure proper writing.

48. Device is continuously enabled for both ports.

49. OE at L for the reading port.

Timing Waveform of Write with Port-to-port (50, 51, 52) (For M67142 only)




Notes: 50. Assume $\overline{BUSY} = H$ for the writing port, and $\overline{OE} = L$ for the reading port.

51. Write cycle parameters should be adhered to, to ensure proper writing.


52. Device is continuously enabled for both ports.



Timing Waveform of Write with \overline{BUSY} (For M67132)




Timing Waveform of Contention Cycle n^o 1, \overline{CS} Arbitration (For M67132 only)






Timing Waveform of Contention Cycle n^o 2, Address Valid Abritration (For M67132 only) $^{(53)}$

Left Address Valid First:




Right Address Valid First:



Note: $53. \ \overline{CS}_L = \overline{CS}_R = V_{IL}$


16 Bit Master/Slave Dual-port Memory Systems



Note: 54. No arbitration in M67142 (SLAVE). \overline{BUSY} IN inhibits write in M67142 (SLAVE).



Ordering Information





Military and Space Versions

The following tables give package/consumption/access time/process flow available combinations

Temp.		Packages Consumption		Acc	ess Tim	e (ns)	Std process 67132	RT process 67132E			
		V	L	35	45	55	Mil flows (including SMD5962–87002)	Mil flows	Space flows (including SCC9301033)		
M	1K	•	•	•	•	•	•		1		
	4K	•	•	•	•	•	•				
	CK	•	•	•	•	•	•				
	KK	X	X	X	X	X	X				
	Q3	•	•	•	•	•	•				
	0	X	•	X	X	•	•				
S	4K	•			•	•		•	•		
	CK	•			•	•		•	•		
	KK	X			X	X		X	X		
	0	X	•		X			•	•		

Temp. range		kages Consumption			ess Tim	e (ns)	Std process 67142	RT process 67142E			
		V	L	35	45	55	Mil flows (including SMD5962–87002)	Mil flows	Space flows (including SCC9301033)		
М	1K	•	•	•	•	•	•				
	4K	•	•	•	•	•	•				
	CK	•	•	•	•	•	•				
	KK	X	X	X	X	X	X				
	Q3	•	•	•	•	•	•				
	0	X	•	X	X	•	•				
S	4K	•			•	•		•	•		
	CK	•			•	•		•	•		
	KK	\mathbf{X}			X	X		X	X		
	0	X	•		X	•		•	•		

 \bullet = product in production

X = call sales office for availability

The information contained herein is subject to change without notice. No responsibility is assumed by TEMIC for using this publication and/or circuits described herein: nor for any possible infringements of patents or other rights of third parties which may result from its use.