

T-49-19-57



**CATALYST**  
SEMICONDUCTOR, INC.

2231 CALLE DE LUNA, SANTA CLARA, CA 95054 Telephone: (408) 748-7700

**CAT62C720 Smart Card Microcomputer Preliminary**


**DESCRIPTION:**

The CAT62C720 is an advanced single-chip 8-bit microcomputer with 16K-bits of EEPROM, 3K-bytes of ROM, and 128 bytes of RAM. Designed specifically for IC card applications, it incorporates extensive hardware and software security to protect the program and data memories and it features on-board hardware error correction. The CAT62C720 is ideal for "Portable Database" applications where a significant amount of data storage is required, such as financial transactions and personal health record IC cards.


**FEATURES:**

- 8-Bit CPU, RAM, EEPROM, and ROM in a single chip
- Low power CMOS technology
- Hardware and software security
- Speed: 800 ns instruction cycle at 5 MHz
- Clock frequency: D.C. to 5 MHz
- Single pin, high speed serial I/O interface
- 22 internal registers
- 100 instructions
- 9 addressing modes
- Upward compatible with the CAT62C780
- ECC
- 10,000 EEPROM erase/write cycles per byte
- 10 year EEPROM data retention

**BLOCK DIAGRAM**



**COB MICRO MODULE**




T-4949-57

CAT62C720

SMART CARD MICROCOMPUTER

Preliminary

**FUNCTIONAL BLOCK DIAGRAM**



**OPERATING CONDITIONS**

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	4.5 to 5.5	Volts
Operating temp. range	Top	0 to +70	°C

**PIN DESCRIPTION**

Pin	Function	Input/Output
Vcc	Power supply pin, +5 Volts ± 10%	
Vss	Power supply pin, 0 Volts	
CLOCK	CPU Clock input pin. Pulled down internally by approximately 1.5 Meg. resistor	INPUT
RESET	Resets the CPU. Pin is an active low input and is pulled down internally by approximately 1.5 Meg. resistor	INPUT
SERIAL I/O	Serial data input/output pin or pseudo bidirectional pin. The pin is pulled up by approx. 10K resistor, and is set high at CPU reset.	INPUT/OUTPUT

Preliminary

SMART CARD MICROCOMPUTER

CAT62C720

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Conditions	Limits	Unit
Power supply voltage	V <sub>CC</sub>	T <sub>A</sub> = 25°C	-0.5 to 7	Volts
Input Voltage	V <sub>IN</sub>	T <sub>A</sub> = 25°C	-0.5 to V <sub>CC</sub> +0.5	Volts
Output Voltage	V <sub>OUT</sub>	T <sub>A</sub> = 25°C	-0.5 to V <sub>CC</sub> +0.5	Volts
Storage Temperature	T <sub>stg</sub>		-55 to 150	°C

**D.C. CHARACTERISTICS**(V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0° C to +70°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply Current	I <sub>CC</sub>	f = 5 MHz	-	8.0	16	mA
Low Input Voltage	CLOCK	-	-0.3	-	0.5	Volts
	RESET		-0.3	-	0.6	
	SERIAL I/O		-0.3	-	0.8	
High Input Voltage	CLOCK	-	2.4	-	V <sub>CC</sub> +0.3	Volts
	RESET		4.0	-	V <sub>CC</sub> +0.3	
	SERIAL I/O		2.0	-	V <sub>CC</sub> +0.3	
Low Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> MAX=1.6mA	0	-	0.4	Volts
High Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> MAX ≥ -100μA	2.4	-	V <sub>CC</sub>	Volts
Input Current (CLOCK, RESET)	I <sub>IL1</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.0V	-	-	-10	μA
	I <sub>IH1</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V	-	-	10	μA
Input Current (SIO) SERIAL I/O	I <sub>IL2</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0.0V	-	-	-1	mA
	I <sub>IH2</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V	-	-	10	μA
Input Capacitance	C <sub>I</sub>	f = 1 MHz T <sub>A</sub> = 25°C	-	10	20	pF
Output Capacitance	C <sub>O</sub>		-	10	20	pF

NOTE: CLOCK and RESET pins are pulled down internally, and SERIAL I/O pin is pulled up internally.

CAT62C720


SMART CARD MICROCOMPUTER

Preliminary

**A.C. CHARACTERISTICS**(V<sub>CC</sub> = 5 Volts ±10%, T<sub>a</sub> = 0° C to +70° C)

Parameter	Symbol	Min	Typ	Max	Unit
Clock cycle time	T <sub>CYC</sub>	200	-	-	ns
Clock low level time	T <sub>CL</sub>	0.4*T <sub>CYC</sub>	-	0.6*T <sub>CYC</sub>	ns
Clock high level time	T <sub>CH</sub>	0.4*T <sub>CYC</sub>	-	0.6*T <sub>CYC</sub>	ns
Clock rise time	T <sub>CR</sub>	-	-	5.0	μs
Clock fall time	T <sub>CF</sub>	-	-	5.0	μs
RESET pulse width	T <sub>RW</sub>	8*T <sub>CY</sub>	-	-	μs
Serial I/O rise time (input)	T <sub>SIR</sub>	-	-	5.0	μs
Serial I/O fall time (input)	T <sub>SIF</sub>	-	-	5.0	μs
Serial I/O rise time (output)	T <sub>SOR</sub>	-	-	1.0	μs
Serial I/O fall time (output)	T <sub>SOF</sub>	-	-	1.0	μs

NOTE: Output load capacitance = 30pF.

**TIMING DIAGRAM**


T-49-19-57

Preliminary


SMART CARD MICROCOMPUTER

CAT62C720

**REGISTER SET**



**MEMORY MAP - RAM**




T-49-19-57

CAT62C720

SMART CARD MICROCOMPUTER

Preliminary

MEMORY MAP - ROM & EEPROM



EEPROM WRITING

The EEPROM write operations are controlled by EEPROM write subroutines installed in the built-in control ROM area. The EEPROM Byte write subroutine is called by the EWR instruction. The EEPROM data read is executed by the MOV@D, @BA instruction in the same manner as the CAT62C780.

1. Load write (transfer) data in RAM
2. Set RAM address containing write data in D register
3. Set EEPROM write address in BA register (4000H~47FFH)
4. EWR XXXXH (byte-write subroutine call)

When the entry address XXXXH is called after proceeding as described above, the write (transfer) process is executed in less than 10ms, and control returns to the main routine.

BYTE-WRITE MODE

The byte-write mode writes a single byte of data to the address specified. The following instructions specify how to use this byte-write mode.

Note: This subroutine uses 8 stack bytes when executed and all registers as well as RAM are unaffected.

T-49-19-57

Preliminary

SMART CARD MICROCOMPUTER

CAT62C720

## INSTRUCTION SET

MNEMONIC	opr	OPERATION	Bytes	Cycle	FLAGS					
					C	P	H	Z	RS	
MOV A, opr	B	A ← B	1	1				*		1
	D	A ← D	1	1				*		2
	@D	A ← (D)	1	1				*		3
	@D+	A ← (D), D ← D+1	1	1				*		4
	@D-	A ← (D), D ← D-1	1	2				*		5
	N	A ← (N)	2	2				*		6
	N+@D	A ← (N + D)	2	3				*		7
	#N	A ← #N	2	2				*		8
	Rn	A ← Rn	1	2				*		9
MOV opr, A	B	B ← A	1	1						10
	D	D ← A	1	1						11
	@D	(D) ← A	1	1						12
	@D+	(D) ← A, D ← D+1	1	1						13
	@D-	(D) ← A, D ← D-1	1	2						14
	N	(N) ← A	2	2						15
	N+@D	(N+D) ← A	2	3						16
	Rn	Rn ← A	1	2						17
MOV D, opr	#N	D ← #N	2	2						18
MOV @D, opr	#N	(D) ← #N	2	2						19
MOV Rn, opr	#N	Rn ← #N	2	2						20
MOV @BA, opr	@D	(BA) ← (D)	1	4						21
MOV @D, opr	@BA	(D) ← (BA)	1	4						22
MOVW BA, opr	#N	A ← #N1, B ← #N2	3	3				*		23
XCH A, opr	B	A ↔ B	1	1				*		24
	D	A ↔ D	1	1				*		25
	@D	A ↔ (D)	1	1				*		26
	N	A ↔ (N)	2	2				*		27

CAT62C720

SMART CARD MICROCOMPUTER

Preliminary

## INSTRUCTION SET

MNEMONIC	opr	OPERATION	Bytes	Cycle	FLAGS					
					C	P	H	Z	RS	
XCH D, opr	B	$D \leftrightarrow B$	1	2						28
	SP	$D \leftrightarrow SP$	1	2						29
	Rn	$D \leftrightarrow Rn$	1	2						30
XCH C, opr	P	$C \leftrightarrow P$	1	1	*	*				31
ADD A, opr	@D	$A \leftarrow A + (D)$	1	1	*		*	*		32
	N	$A \leftarrow A + (N)$	2	2	*		*	*		33
	#N	$A \leftarrow A + \#N$	2	2	*		*	*		34
ADD A, opr	@D	$A \leftarrow A + (D) + C$	1	1	*		*	*		35
	N	$A \leftarrow A + (N) + C$	2	2	*		*	*		36
	#N	$A \leftarrow A + \#N + C$	2	2	*		*	*		37
DAA		Decimal Adjust	1	1	*			*		38
CMP A, opr	@D	$A - (D)$	1	1	*			*		39
	N	$A - (N)$	2	2	*			*		40
	#N	$A - \#N$	2	2	*			*		41
CMP @D, opr	@BA	$(D) - (BA)$	1	4	*			*		42
EOR A, opr	@D	$A \leftarrow A \vee (D)$	1	1				*		43
	N	$A \leftarrow A \vee (N)$	2	2				*		44
	#N	$A \leftarrow A \vee \#N$	2	2				*		45
OR A, opr	@D	$A \leftarrow A \vee (D)$	1	1				*		46
	N	$A \leftarrow A \vee (N)$	2	2				*		47
	#N	$A \leftarrow A \vee \#N$	2	2				*		48
AND A, opr	@D	$A \leftarrow A \wedge (D)$	1	1				*		49
	N	$A \leftarrow A \wedge (N)$	2	2				*		50
	#N	$A \leftarrow A \wedge \#N$	2	2				*		51



T-49-19-57

Preliminary

SMART CARD MICROCOMPUTER

CAT62C720

## INSTRUCTION SET

MNEMONIC	opr	OPERATION	Bytes	Cycle	FLAGS					
					C	P	H	Z	RS	
INC opr	A	$A \leftarrow A + 1$	1	1					*	52
	D	$D \leftarrow D + 1$	1	1						53
	@D	$(D) \leftarrow (D) + 1$	1	1					*	54
	N	$(N) \leftarrow (N) + 1$	2	2					*	55
INCW opr	BA	$BA \leftarrow BA + 1$	1	2	*				*	56
DEC opr	A	$A \leftarrow A - 1$	1	1					*	57
	D	$D \leftarrow D - 1$	1	1						58
	@D	$(D) \leftarrow (D) - 1$	1	1					*	59
	N	$(N) \leftarrow (N) - 1$	2	2					*	60
DECW opr	BA	$BA \leftarrow BA - 1$	1	2	*				*	61
CAL opr	addr	$(SP) \leftarrow PC + 2, PC \leftarrow addr, SP \leftarrow SP - 2$	2	4						62
CZP opr	addr	$(SP) \leftarrow PC + 1, PC \leftarrow ZP, SP \leftarrow SP - 2$	1	4						63
RT		$PC \leftarrow (SP), SP \leftarrow SP + 2$	1	3						64
PUSH	D	$(SP) \leftarrow D, SP \leftarrow SP - 1$	1	2						65
	PSW	$(SP) \leftarrow A, (SP-1) \leftarrow B, (SP-2) \leftarrow CCR, SP \leftarrow SP - 3$	1	4						66
POP opr	D	$D \leftarrow (SP+1), SP \leftarrow SP+1$	1	2						67
	PSW	$CCR \leftarrow (SP+1), B \leftarrow (SP+2), A \leftarrow (SP+3), SP \leftarrow SP+3$		4	*	*	*	*	*	68
JMP opr	addr	$PC \leftarrow addr$	2	2						69
JZ opr	addr	if $Z = 1, PC \leftarrow PC + 2 + addr$	2	2/3						70
JNZ opr	addr	if $Z \neq 1, PC \leftarrow PC + 2 + addr$	2	2/3						71
JC opr	addr	if $C = 1, PC \leftarrow PC + 2 + addr$	2	2/3						72
JNC opr	addr	if $C \neq 1, PC \leftarrow PC + 2 + addr$	2	2/3						73
JB opr	baddr,addr	if $(baddr) = 1, PC \leftarrow PC+3+addr$	3	3/4						74
JNB opr	baddr,addr	if $(baddr) \neq 1, PC \leftarrow PC+3+addr$	3	3/4						75

CAT62C720

SMART CARD MICROCOMPUTER

Preliminary

## INSTRUCTION SET

MNEMONIC	opr	OPERATION	Bytes	Cycle	FLAGS					
					C	P	H	Z	RS	
DJNZ opr	Rn, addr	$R_n \leftarrow R_n - 1$ , if $R_n \neq 0$ , $PC \leftarrow PC + 2 + \text{addr}$ ( $n=4-7$ )	2	3/4						76
JMNE opr	#N, addr	if $(D) \neq \#N$ , $PC \leftarrow PC + 3 + \text{addr}$	3	3/4						77
JDNE opr	#N, addr	if $D \neq \#N$ , $PC \leftarrow PC + 3 + \text{addr}$	3	3/4						78
JANE opr	@D, addr	if $A \neq (D)$ , $PC \leftarrow PC + 2 + \text{addr}$	2	3/4	*			*		79
	N, addr	if $A \neq (N)$ , $PC \leftarrow PC + 3 + \text{addr}$	3	3/4	*			*		80
	#N, addr	if $A \neq \#N$ , $PC \leftarrow PC + 3 + \text{addr}$	3	3/4	*			*		81
CLR opr	A	$A \leftarrow 0$	1	1				*		82
CPL opr	A	$A \leftarrow \bar{A}$	1	1				*		83
	C	$C \leftarrow \bar{C}$	1	1	*					84
RRC opr	A	$\rightarrow 0 \rightarrow A 7-0 \leftarrow$	1	1	*			*		85
	@D	$\rightarrow C \rightarrow (D) 7-0 \leftarrow$	1	1	*			*		86
	N	$\rightarrow C \rightarrow (N) 7-0 \leftarrow$	2	2	*			*		87
RLC opr	A	$\leftarrow C \leftarrow A 7-0 \leftarrow$	1	1	*			*		88
	@D	$\leftarrow C \leftarrow (D) 7-0 \leftarrow$	1	1	*			*		89
	N	$\leftarrow C \leftarrow (N) 7-0 \leftarrow$	2	2	*			*		90
RC		$C \leftarrow 0$	1	1	0					91
SC		$C \leftarrow 1$	1	1	1					92
CHK opr	P	$P \leftarrow C$ , if $A = \text{odd parity}$ $C \leftarrow 1$	1	1	*	*				93
SIN		$C \leftarrow SIO$	1	1	*					94
SOUT		$SIO \leftarrow C$	1	1						95
RB	baddr	$(\text{baddr}) \leftarrow 0$	2	2						96
SB	baddr	$(\text{baddr}) \leftarrow 1$	2	2						97
NOP		No operation	1	1						98
DLY opr	#N	Delay $N+2$ Cycles if $N = 0$ , delay 258 Cycles	2	3-258						99
EWR opr	addr	$(SP) \leftarrow PC + 2$ , $PC \leftarrow \text{addr}$ , $SP \leftarrow SP - 2$ addr: Entry Address	2	4						100

