PWR-SMP120

PWM Power Supply IC 120 VAC Input Isolated, Regulated DC Output



Product Highlights

Integrated Power Switch and CMOS Controller

- Output power up to 20 W from rectified 120 VAC input
- · Integrated solution minimizes overall size
- External transformer provides isolation and selectable output voltages

High-voltage, Low-capacitance MOSFET Output

- · Designed for 120 V off-line applications
- Can also be used with DC inputs from 36 V to 200 V
- · Low capacitance allows for high frequency operation

High-speed Voltage-mode PWM Controller

- Internal pre-regulator self-powers the IC on start-up
- · High PWM frequency reduces component size
- · Minimum external parts required

Built-In Self-protection Circuits

- · Inherent current limiting protects from short-circuits
- Input overvoltage shutdown/undervoltage lockout
- · Thermal shutdown

Description

The PWR-SMP120, intended for off-line isolated power supply applications, combines a high voltage power MOSFET switch with a switchmode power system controller in a monolithic integrated circuit. Few external components are required to implement a low cost, isolated, off-line power supply. High frequency operation reduces total power supply size.

The power MOSFET switch features include high voltage, low R_{DS(ON)}, low capacitance, and low gate threshold voltage. The combination of lower capacitance and lower gate threshold voltage results in a tenfold reduction in gate drive power. Lower capacitances also facilitate higher frequency operation.

The controller section of the PWR-SMP120 contains all the blocks required to drive and control the power stage: off-line start-up pre-regulator circuit, oscillator, bandgap reference voltage, error amplifier, gate driver, undervoltage lockout, over-temperature protection, and current limiting. This voltage-mode Pulse Width Modulation control circuit is optimized for flyback topologies.

The PWR-SMP120 is available in a 16-pin plastic DIP package.




Figure 1. Typical Application




Figure 2. Pin Configuration

ORDERING INFORMATION							
PART NUMBER	PACKAGE	TEMP RANGE					
PWR-SMP120BNC	16-pin PWR PDIP	0 to 70°C					



Pin Functional Description

Pin 1:

High voltage $V_{\rm IN}$ for connection to the high voltage pre-regulator used to self-power the device during start-up.

Pin 2:

N/C for creepage distance.

Pin 3:

A resistor placed between $\mathbf{R}_{\text{EXT}^+}$ and $\mathbf{R}_{\text{EXT}^+}$ sets the internal bias currents.

Pin 4:

 $\mathbf{R}_{\text{EXT-}}$ is the return for the reference current. Do not connect to ground plane.

Pin 5, 12, 13:

COM connections. Ground or reference point for the circuit.

Pin 6:

OV/UV is used with an external resistor divider to shut down the power supply when the input voltage is not within the desired range.

Pin 7:

Connection for a bypass capacitor for the internally generated V_s supply.

Pin 8:

C_{EXT} is used to set the oscillator frequency. Adding external capacitance lowers the PWM frequency.

Pin 9:

EA—is the error amplifier inverting input for connection to the external feedback and compensation networks.

Pin 10:

EAO is the error amplifier output for connection to the external compensation network.

Pin 11:

V_{BIAS} is the feedback voltage used to self-power the device once the supply is operating.

Pin 14:

N/C for creepage distance.

Pin 15, 16:

Open **DRAIN** of the output MOSFET. Both pins must be externally connected.




Figure 3. Functional Block Diagram of the PWR-SMP120.



PWR-SMP120 Functional Description

Pre-regulator and On-board Voltages

The pre-regulator provides the bias current required by the controller and driver circuitry. The pre-regulator consists of a high voltage MOSFET, a gate bias current source, and an error amplifier. The error amplifier regulates V_s to approximately 5.6 volts by controlling the gate of the MOSFET.

The pre-regulator MOSFET dissipates significant amounts of power when supplying bias current. This dissipation is eliminated when the feedback winding and filter drives the V_{BIAS} pin above 8.25 volts. The pre-regulator is then cut off and internal bias current is supplied by the feedback circuit connected to V_{RIAS} .

 V_s is the supply voltage for the controller and driver circuitry. An external bypass capacitor connected to Vs is required for filtering and reducing noise.

Band Gap Reference

 V_{REF} is the 1.25 V reference voltage generated by the temperaturecompensated bandgap reference and buffer. This voltage is used for setting thresholds for the error amplifier, over temperature circuit, and current limit circuit.

Oscillator

The oscillator is completely selfcontained. An internal capacitor is alternately charged and discharged by switched constant current sources. The oscillator frequency can be lowered by adding additional capacitance at the CENT

The voltage switch points are determined by hysteresis built into a comparator. The period of the waveform is determined by values of the current sources which set the rising and falling slopes of the sawtooth waveform. Maximum duty cycle is equal to the ratio of the charge time to the period. Clock and blanking signals are synthesized from the comparator output for use by the modulator.

Error Amplifier

The error amplifier consists of a high performance operational amplifier with the non-inverting input connected to the internal bandgap reference voltage. The output of the error amplifier directly controls the duty cycle of the power switch.

The error amplifier output pin EAO is buffered so that external loads will not affect its output. The buffer has an offset voltage of around 2 V, and an output impedance of around 1.5 k Ω .

Pulse Width Modulator

The pulse width modulator implements a voltage-mode control loop, and generates the digital driver signal which controls the power switch. The duty cycle of the driver signal will change as a function of input voltage and load. Increasing the duty cycle causes the power supply output voltage to go up. Conversely, decreasing the duty cycle causes the output voltage to go down. The pulse width modulator compares the control voltage (error amplifier output) with the sawtooth voltage generated by the oscillator to produce the required duty cycle.

OV/UV Lockout Protection

Undervoltage/Overvoltage Lockout disables the power switch when the input voltage is either too low or too high. A simple resistor divider to the UV/OV input will determine the voltage levels at which lockout occurs.

Overtemperature Protection

Temperature protection is provided by a precision analog circuit that turns the power switch off when the junction gets too hot (typically 135°C). The device will automatically reset and turn back on again when the junction has cooled past the hysteresis temperature level.

Current Limit Protection

The current limit sense consists of a current mirror on the power device and a sense resistor. The current mirror produces a current proportional to the drain current of the power switch. A sense voltage is generated by passing the mirror current through a sense resistor. This voltage is then compared to a reference voltage using an internal comparator.



20 W, 110 VAC Input Power Supply with Feedback Winding Regulation




Figure 4. Schematic Diagram of a dual output 20 W Supply Utilizing the PWR-SMP120. For Improved Regulation, use the Optical Feedback Circuit Shown in AN-8.

General Circuit Operation

The flyback power supply circuit shown in Figure 4, when operated with the T1002 standard transformer (see DA-3), will produce a 5 volt, 20 watt power supply that will operate from 85 to 140 V(rms) AC input voltage. The output voltage is selected by the turns ratio of the output winding to the feedback winding. The PWR-SMP120 has been designed for a feedback voltage (pin 11) of 8.5 volts. The effective turns ratio can be fine-tuned if necessary by the number of junctions in D3. Three elements affect the regulation of the output voltage; maintaining a constant feedback winding

voltage, tight coupling of the power transformer, and the use of a pulse transformer to cancel the leakage inductance voltage spike.

L2, L3, L4, C6, C7, C8, C12, and C17 form an EMI filter. BR1 and C1 convert the AC input voltage to rectified DC voltage and provide the cycle-to-cycle hold-up time. D5, C9, and R10 make up a voltage clamping circuit to limit the peak voltage on the drain of the switching transistor. C15 and R9 damps the leakage inductance ringing voltage. The damping network improves the regulation of the

output voltage. R5 and R6 set the feedback voltage to 8.5 volts. R4, R5, C2, C4, and T1 determine the control loop frequency response. R3 sets the current sources within the PWR-SMP120. C11 sets the frequency of operation. If no capacitor is connected to pin 8, the internal capacitor will set the frequency to approximately 850 kHz. C3 and C5 are bypass capacitors. R1 and R2 form a voltage divider network that sets the input undervoltage and overvoltage lockout trip points.



General Circuit Operation (cont.)

To achieve full output power and reliable operation of the PWR-SMP120, both DRAIN connections (pin 15 and 16) must be connected together at the printed circuit board.

This circuit uses a secondary winding to monitor and regulate the output voltage. This technique can provide regulation and stability of ±5%. If tighter regulation is required for a given application, an optical feedback technique can be used. See AN-8 for further information on optical feedback.

The circuit shown in Figure 4 is the schematic diagram of the PWR-EVAL3 evaluation board. This completely assembled and tested board can be


ordered directly from Power Integrations, Inc. for evaluation of the PWR-SMP120. Complete supply specifications are included, as well as instructions on how to modify the board for other output voltages and oscillator frequencies.


The line and load regulation graphs shown below were measured on a PWR-EVAL3 board operated from a DC source. The switching frequency of the power supply was measured at 310 kHz.


The maximum output power curve shows the power output capability for the standard transformer T1002, and the performance with half the normal number of primary turns. See DA-3 for further information on ordering transformers for use with the PWR-SMP120.


The output power versus frequency curve was generated by characterization of the PWR-SMP120 at various frequencies. Several different power transformers, optimized for each frequency, were used to generate the maximum power at each point. The curves illustrate the trade-off between AC and DC power losses within the device. As AC losses rise with frequency, DC losses and output power must be reduced to maintain the same device maximum power dissipation.


Typical Performance Characteristics (Figure 4 Power Supply)














ABSOLUTE MAXIMUM RATINGS ¹							
Drain Voltage350 V	Power Dissipation ($T_A = 25^{\circ}C$)						
V _{IN} Voltage	$(T_{\Delta} = 70^{\circ}C)$						
V _{BIAS} Voltage11 V	Thermal Impedance $(\hat{\theta}_{IA})$ 43°C/W						
Drain Current ⁽²⁾ 2.5 A	Thermal Impedance $(\theta_{rc})^{(5)}$						
Input Voltage ⁽³⁾ 0.3 V to $V_s + 0.3 V$	- 1						
Storage Temperature—65 to 125°C							
Ambient Temperature0 to 70°C							
Junction Temperature ⁽²⁾ 150°C							
Lead Temperature ⁽⁴⁾ 260°C							
•	5. Measured at pin 12/13.						

Specification Symbol	Symbol	Test Conditions, Unless Otherwise Specified: V _{IN} = 160 V, V _{BIAS} = 8.5 V, COM = 0 V	Test Limits			Units		
	$R_{EXT} = 24.3 \text{ k}\Omega$ $T_A = 0 \text{ to } 70^{\circ}\text{C}$	MIN	ТҮР	MAX				
OSCILLATOR								
Output Frequency	f _{osc}	C _{EXT} = Open	650	750	825	kHz		
PULSE WIDTH M	ODULATO)R						
Duty	DC	C _{EXT} = Open	0-35	0-45		%		
Cycle	DC	f _{osc} = 200 kHz	0-45	0-50		/0		
CIRCUIT PROTE	CIRCUIT PROTECTION							
Current Limit Threshold			0.9	1.1	1.25	А		
Input UV Trip-off Voltage			0.29	0.34	0.39	٧		
Input UV Hysteresis			35	50	70	mV		
Input OV Trip-off		See Note 1	1.17	1.25	1.33	٧		
Input OV Hysteresis			40	60	80	mV		
OV/UV Turn-off Delay Time	t _{d(off)}	See Figure 5		250	500	ns		
Thermal Shutdown Temperature			115	135		°C		
Thermal Shutdown Hysteresis				45		°C		

Specification	Symbol			Test Limits			Units
			$R_{EXT} = 24.3 \text{ k}\Omega$ $T_A = 0 \text{ to } 70^{\circ}\text{C}$		TYP	MAX	
ERROR AMPLIFI	ER						
Reference Voltage	V _{REF}			1.21	1.25	1.29	٧
Reference Voltage Temperature Drift	ΔV_{REF}				50		ppm/°C
Gain-Bandwidth Product				0.9	1.0		MHz
DC Gain	A _{vol}			60	80		dΒ
Output Impedance	Z _{out}				1.5		kΩ
OUTPUT							
ON-State Resistance	R _{DS(ON)}	I _D = 500 mA	$T_{j} = 25^{\circ}C$ $T_{j} = 115^{\circ}C$		3 5.3	4.1 6.4	Ω
ON-State Current	I _{D(ON)}	V _{DS} = 10 V	į	0.9	1.1		Α
OFF-State Current	I _{DSS}	V _{DRAIN} = 280 V, T _A = 115°C			10	25	μΑ
Breakdown Voltage	BV _{DSS}	I _D = 100 μA, T _A = 25°C		350			V
Output Capacitance	C _{oss}	V _{DRAIN} = 25 V, f = 1 MHz			75		pF
Output Stored Energy	E _{oss}	V _{DRAIN} = 200 V			480		nJ
Rise Time	t _R	See Figure 5			5	20	ns
Fall Time	t _F	See Figure 5			50	100	ns
SUPPLY							
Pre-regulator Voltage	V _{IN}			36		350	٧

Specification Symbol	Symbol	Test Conditions, Unless Otherwise Specified: V _{IN} = 160 V, V _{BIAS} = 8.5 V, COM = 0 V	Test Limits			Units
	$R_{EXT} = 24.3 \text{ k}\Omega$ $T_{A} = 0 \text{ to } 70^{\circ}\text{C}$	MIN	TYP	MAX		
SUPPLY (cont.)				0.04595.14 10.4544.2	V.5-151.6*5.5.3	
Pre-regulator Cutoff Voltage	V _{BIAS(CO)}		6.5		8.25	V
Off-line Supply Current	ı	V_{BIAS} not connected, $C_{EXT} = Open$		4	5.0	mA
	'IN	V _{BIAS} >8.25 V			0.1	
V _{BIAS} Supply Voltage	V _{BIAS}	V _{BIAS} externally supplied via feedback	8.25		9.0	٧
V _{BIAS} Supply Current	BIAS	V _{BIAS} externally supplied via feedback		4	5.0	mA
V _s Source Voltage	V _s		5.1		6.0	V
V _s Source Current	l _s				400	μΑ

NOTES:

1. Applying >3.5 V to the OV/UV pin activates an internal test circuit that turns on the output switch continuously. Destruction of the part can occur if the output of the PWR-SMP120 is connected to a high voltage power source when the test circuit is activated.






Figure 5. Switching Time Test Circuit.




BREAKDOWN vs. TEMPERATURE




fPWM vs. EXTERNAL CAPACITANCE




COSS vs. DRAIN VOLTAGE




DRAIN CHARGE vs. DRAIN VOLTAGE




DRAIN CAPACITANCE ENERGY



TRANSFER CHARACTERISTICS



PACKAGE POWER DERATING



TRANSIENT THERMAL IMPEDANCE

