# MOTOROLA I SEMICONDUCTOR TECHNICAL DATA

# 256K x 4 Bit CMOS Dynamic RAM Page Mode

The MCM514256B is a  $0.8\mu$  CMOS high-speed dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256B requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a 300 mil SOJ plastic package, and a 100 mil zig-zag in-line package (ZIP).

- · Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM514256B = 8 ms

MCM51L4256B = 64 ms

- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM514256B-60 and MCM51L4256B-60 = 60 ns (Max)

· Low Active Power Dissipation:

MCM514256B-60 and MCM51L4256B-60 = 495 mW (Max)


Low Standby Power Dissipation:

MCM514256B and MCM51L4256B = 11 mW (Max), TTL Levels


MCM514256B = 5.5 mW (Max), CMOS Levels

MCM51L4256B = 1.1 mW (Max), CMOS Levels


# MCM514256B MCM51L4256B



PIN NAMES					
A0 – A8	Address Input				
DQ0 – DQ3	Data Input/Output				
<u>G</u>	Output Enable				
₩	Read/Write Input				
RAS	Row Address Strobe				
CAS Co	olumn Address Strobe				
V <sub>CC</sub>	Power Supply (+ 5 V)				
Vss	Ground				
NC	No Connection				



# **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-1 to +7	40
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 1 to + 7	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

# RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
,	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	٧

# **DC CHARACTERISTICS AND SUPPLY CURRENTS**

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM514256B-60 and MCM51L4256B-60, t <sub>RC</sub> = 110 ns	ICC1	_	90	mA	1
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>IH</sub> )  MCM514256B and MCM51L4256B	lCC2	_	2	mA	
V <sub>CC</sub> Power Supply Current During RAS-Only Refresh Cycles (CAS = V <sub>IH</sub> )  MCM514256B-60 and MCM51L4256B-60, t <sub>RC</sub> = 110 ns	<sup>I</sup> CC3	<u> </u>	90	mA	1
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle (RAS = V <sub>IL</sub> ) MCM514256B-60 and MCM51L4256B-60, t <sub>PC</sub> = 40 ns	lCC4	_	60	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V) MCM514256B MCM51L4256B	ICC5	<u>-</u>	1.0 200	mA μA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM514256B-60 and MCM51L4256B-60, t <sub>RC</sub> = 110 ns	ICC6		90	mA	1
$V_{CC}$ Power Supply Current, Battery Backup Mode ( $t_{RC}$ = 125 μs, $t_{RAS}$ = 1 μs, $\overline{CAS}$ = $\overline{CAS}$ Before $\overline{RAS}$ Cycle or 0.2 V, A0 – A8, $\overline{W}$ , D = $V_{CC}$ – 0.2 V or 0.2 V) MCM51L4256B	I <sub>CC5</sub>	_	300	μА	1
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ 6.5 V)	llkg(l)	-10	10	μА	
Output Leakage Current ( <del>CAS</del> = V <sub>IH</sub> , 0 V ≤ V <sub>out</sub> ≤ 5.5 V, Output Disable)	l <sub>lkg</sub> (O)	-10	10	μА	
Output High Voltage (IOH = - 5 mA)	VOH	2.4	_	٧	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	_	0.4	٧	

#### NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.

# CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A8	C <sub>in</sub>	5	pF
G, RAS, CAS, W		7	1
I/O Capacitance (CAS = VIH to Disable Output)  DQ0 - DQ3	C <sub>out</sub>	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I  $\Delta t/\Delta V$ .

# AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM514256B-60 MCM51L4256B-60			
Parameter	Std	Alt	Min	Max	Unit	Note
Random Read or Write Cycle Time	<sup>t</sup> RELREL	tRC	110	_	ns	5
Read-Write Cycle Time	tRELREL.	tRMW	165	-	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	40	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> PRMW	95	_	ns	
Access Time from RAS	<sup>t</sup> RELQV	†RAC	_	60	ns	6, 7
Access Time from CAS	tCELQV	t <sub>CAC</sub>	_	20	ns	6, 8
Access Time from Column Address	tAVQV	†AA	_	30	ns	6, 9
Access Time from CAS Precharge	<sup>‡</sup> CEHQV	<sup>t</sup> CPA	<del>-</del>	35	ns	6
CAS to Output in Low-Z	tCELQX	<sup>†</sup> CLZ	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	<sup>t</sup> OFF	0	20	ns	10
Transition Time (Rise and Fall)	tΤ	tŢ	3	50	ns	
RAS Precharge Time	†REHREL	tRP	40		ns	
RAS Pulse Width	†RELREH	†RAS	60	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	<sup>t</sup> RASP	60	100,000	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	20	_	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	<sup>t</sup> CELREH	<sup>t</sup> RHCP	35	_	ns	
CAS Hold Time	†RELCEH	tCSH	60	_	ns	
CAS Pulse Width	†CELCEH	t <sub>CAS</sub>	20	10,000	ns	
RAS to CAS Delay Time	<sup>t</sup> RELCEL	tRCD	<b>20</b> ,	40	ns	11
RAS to Column Address Delay Time	<sup>t</sup> RELAV	<sup>t</sup> RAD	15	30	ns	12
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	<sup>†</sup> CRP	5	_	ns	
CAS Precharge Time (Page Mode Cycle Only)	†CEHCEL	<sup>t</sup> CP	10	_	ns	
Row Address Setup Time	†AVREL	<sup>t</sup> ASR	0	_	ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	_	ns	
Column Address Setup Time	†AVCEL	t <sub>ASC</sub>	0	_	ns	
Column Address Hold Time	<sup>t</sup> CELAX	<sup>t</sup> CAH	15	_	ns	
Column Address Hold Time Referenced to RAS	tRELAX	t <sub>AR</sub>	50		ns	

NOTES:

(continued)

- 1. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. The specifications for  $t_{RC}$  (min) and  $t_{RMW}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$   $t_{A} \leq$  70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ ,  $+4 \,\text{mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \,\text{V}$  and  $V_{OL} = 0.8 \,\text{V}$ .
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max).
- 10.toff (max) and/or tgz (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

# WWW READ, WRITE, AND READ-WRITE CYCLES (Continued)

•	Symbol		MCM514256B-60 MCM51L4256B-60			
Parameter	Std	Alt	Min	Max	Unit	Notes
Column Address Hold Time	†CELAX	<sup>t</sup> CAH	15	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	†AR	50	_	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	<sup>t</sup> RAL	30		ns	
Read Command Setup Time	tWHCEL	tRCS	0	<u> </u>	ns	
Read Command Hold Time	tCEHWX	tRCH	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	0	_	ns	13
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	†WCH	10	_	ns	
Write Command Hold Time Referenced to RAS	tRELWH	tWCR	45	_	ns	<u> </u>
Write Command Pulse Width	twLwH	twp	10	_	ns	<u> </u>
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	ns	
Data in Setup Time	†DVCEL	t <sub>DS</sub>	0	<del></del>	ns	14
Data in Hold Time	<sup>†</sup> CELDX	<sup>t</sup> DH	15	-	ns	14
Data in Hold Time Referenced to RAS	†RELDX	tDHR	50	_	ns	
Refresh Period MCM514256B MCM51L4256B	<sup>t</sup> RVRV	<sup>t</sup> RFSH		8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	ns	15
CAS to Write Delay	<sup>t</sup> CELWL	tCWD	50	_	ns	15
RAS to Write Delay	<sup>t</sup> RELWL	tRWD	90	_	ns	15
Column Address to Write Delay Time	†AVWL	tAWD	60	_	ns	15
CAS Precharge to Write Delay	tCEHWL .	<sup>t</sup> CPWD	65	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	RELCEL	tcsR	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	tCHR	15	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	<sup>t</sup> RPC	0	l –	ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	<sup>t</sup> CPT	30	_	ns	1
RAS Hold Time Referenced to G	tGLREH	t <sub>ROH</sub>	10	-	ns	
G Access Time	tGLQV	t <sub>GA</sub>		20	ns	
G to Data Delay	<sup>†</sup> GLHDX	tGD	20		ns	
Output Buffer Turn-Off Delay Time from $\overline{G}$	†GHQZ	tGZ	0	20	ns	10
G Command Hold Time	tWLGL	<sup>t</sup> GH	20	_	ns	
Output Disable Setup Time	<sup>t</sup> GHCEL	tGS	0	_	ns	

# NOTES:


- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

<sup>15.</sup> twcs, trwd, tcwd, tcwd, and tawd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwd ≥ tcwd (min), trwd ≥ trwd (min), tcpwd ≥ tcpwd (min), and trwd ≥ trwd (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

 $\overline{\mathbf{w}}_{\mathsf{VIL}^{-}}^{\mathsf{VIH}^{-}}$ 

DQ0 - DQ3 V<sub>IL</sub>—

# **READ CYCLE**



www.DataSheet4U.com

- HIGH Z -

<sup>t</sup> WP

VALID DATA IN

t RWL


- <sup>t</sup>DH

<sup>t</sup> wcr


<sup>t</sup>DHR

t DS 📂


#### **G** CONTROLLED LATE WRITE CYCLE



# **READ-WRITE CYCLE**




#### FAST PAGE MODE READ CYCLE




.t RĄL <sup>t</sup>CSH - <sup>t</sup> cah - t CAH <sup>t</sup>cah t RAH -<sup>t</sup>ASC <sup>t</sup>ASC TASC-COLUMN ADDRESS ROW ADD COLUMN COLUMN **ADDRESSES** ADDRESS **ADDRESS** -- t CWL t CWL t CWL -twcs -t wcs t wcs - twch <sup>t</sup>dhr t DS t DS ·t<sub>DH</sub> VALID VALID VALID  $\frac{V_{IH}}{V_{IL}}$ **DATA IN DATA IN DATA IN** 


#### **FAST PAGE MODE READ-WRITE CYCLE**




# RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (W, G, and A0 – A8 are Don't Care)



# HIDDEN REFRESH CYCLE (READ)




# **HIDDEN REFRESH CYCLE (EARLY WRITE)**



www.DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

#### **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



# WWDEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This gate feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are two other variations in addressing the 256K x 4 RAM: RAS-only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both  $\overline{CAS}$  and output enable  $(\overline{G})$  control read access time:  $\overline{CAS}$  must be active before or at tRCD maximum and  $\overline{G}$  must be active tRAC-tGA (both minimum) after  $\overline{RAS}$  active transition to guarantee valid data out (Q) at tRAC (access time from  $\overline{RAS}$  active transition). If the tRCD maximum is exceeded and/or  $\overline{G}$  active transition does not occur in time, read access time is determined by either the  $\overline{CAS}$  or  $\overline{G}$  clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for minimum times of tras and tras, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time transported transported

tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  and  $\overline{G}$  clocks are active. When either the  $\overline{CAS}$  or  $\overline{G}$  clock transitions to inactive, the output will switch to High Z, toFF or tGZ after the inactive transition.

#### WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twos before  $\overline{CAS}$  active transition. Data In (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for the the total total the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data out buffers disabled, effectively disabling  $\overline{G}$ .

A late write cycle (referred to as  $\overline{G}$  controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (tRCD + tCWD + tRWL + tT)  $\leq$  tRAS, if timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but Q may be indeterminate — see note 15 of AC Operating Conditions table. Parameters tRWL and tCWL also apply to late write cycles.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for t<sub>CWD</sub> minimum after the  $\overline{CAS}$  active transition, to guarantee valid Q before writing the bit.

# PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum t<sub>CP</sub>, while  $\overline{RAS}$  remains low (V<sub>IL</sub>). The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first page mode cycle (t<sub>PC</sub> or t<sub>PRWC</sub>). Either a read, write, or readwrite operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in

subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256B require refresh every 8 milliseconds while refresh time for the MCM51L4256B is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256B and 124.8 microseconds for the MCM51L4256B. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256B and 64 milliseconds on the MCM51L4256B.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other mehtods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

# **RAS-Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

#### **CAS** Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

#### **Hidden Refresh**

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- 2. Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 5. Read "0"s which were written in step 4 in normal read
- Repeat steps 1 to 5 using complement data.






Figure 1. Hidden Refresh Cycle

# ORDERING INFORMATION (Order by Full Part Number)



#### PACKAGE DIMENSIONS

**N PACKAGE** 300 MIL SOJ **CASE 822-03** 



#### NOTES:


- 714.5M, 1982
  2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- A. DIM R TO BE DETERMINED AT DATUM -T.

  5. FOR LEAD IDENTIFICATION PURPOSES, PIN
  POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.

  6. 822-01 AND -02 OBSOLETE, NEW STANDARD
- 822-03.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	17.02	17.27	0.670	0.680
В	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27 BSC		0.050	BSC
H		0.50	_	0.020
K	0.89	1.14	0.035	0.045
L	2.54	BSC	0.100	BSC
- 14	0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
A	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

# **Z PACKAGE ZIG-ZAG IN-LINE CASE 836-02**



#### NOTES:

- OTES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

- 2. CON INCLUING DIMENSION: INCH.
  3. DIMENSION "H" TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIMENSIONS "A", "B", AND "S" DO NOT INCLUDE MOLD PROTRUSION.
- 5. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010). 6. 836-01 OBSOLETE, NEW STANDARD 836-02.

	MILLIM	ETER\$	INC	HES
DIM	MIN	MAX	MIN	MAX
A	25.53	25.90	1.005	1.020
В	8.59	8.89	0.338	0.350
С	2.75	2.94	0.108	0.116
D	0.45	0.55	0.018	0.022
G	1.27 BSC		0.050	BSC
H	2.44	2.64	0.097	0.103
J	0.23	0.33	0.009	0.013
K	3.18	3.55	0.125	0.140
L	0.64 BSC		0.025	BSC
М	0°	4°	0°	4°
R	0.89	1.39	0.035	0.055
S	9.66	10.16	0.380	0.400

www.DataSheet4U.com