

## Section 14 Electrical Characteristics

### 14.1 Absolute Maximum Ratings

Table 14-1 lists the absolute maximum ratings.

**Table 14-1 Absolute Maximum Ratings**

Item	Symbol	Value	Unit	Notes	
Power supply voltage	$V_{CC}$	-0.3 to +7.0	V	1	
Analog power supply voltage	$AV_{CC}$	-0.3 to +7.0	V	1	
	$AV_{ref}$	-0.3 to $AV_{CC} + 0.3$	V	1	
Reference level supply voltage	$VT_{ref}$	-0.3 to $V_{CC} + 0.3$	V	1	
Programming voltage	$V_{PP}$	-0.3 to +13.0	V	1	
Input voltage	Ports other than port B	$V_{in}$	-0.3 to $V_{CC} + 0.3$	V	1
	Port B	$AV_{in}$	-0.3 to $AV_{CC} + 0.3$	V	1
Operating temperature	$T_{opr}$	0 to 75	°C	1	
Storage temperature	$T_{stg}$	-55 to +125	°C	1	


Note: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

## 14.2 Electrical Characteristics


### 14.2.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures below.

#### 1. Power supply voltage vs. oscillator frequency range




- Active mode (high and medium speeds)
- Sleep mode




- All operating modes


## 2. Power supply voltage vs. clock frequency range



- Active mode (high speed)
- Sleep mode (except CPU)




- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)




- Active mode (medium speed)

## 3. Analog power supply voltage vs. A/D converter operating range



- Active (high speed) mode
- Sleep mode



- Active (medium speed) mode

## 14.2.2 DC Characteristics

Table 14-2 lists the DC characteristics.

**Table 14-2 DC Characteristics**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input high voltage	$V_{IH}$	$\overline{RES}$ , $\overline{NMI}$ , $\overline{WKP}_0$ to $\overline{WKP}_7$ , $\overline{IRQ}_0$ to $\overline{IRQ}_4$ , TMIF, TMIG, SCK <sub>1</sub> , SCK <sub>3</sub> , $\overline{ADTRG}$	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			$0.9 V_{CC}$	—	$V_{CC} + 0.3$			
		SI <sub>1</sub> , RXD	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			$0.8 V_{CC}$	—	$V_{CC} + 0.3$			
		OSC <sub>1</sub>	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			$V_{CC} - 0.3$	—	$V_{CC} + 0.3$			
		P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P5 <sub>0</sub> to P5 <sub>7</sub> P6 <sub>0</sub> to P6 <sub>7</sub> P7 <sub>0</sub> to P7 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>3</sub> PD <sub>0</sub> to PD <sub>7</sub> PE <sub>0</sub> to PE <sub>3</sub>	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			$0.8 V_{CC}$	—	$V_{CC} + 0.3$			
		PB <sub>0</sub> to PB <sub>7</sub>	$0.7 V_{CC}$	—	$AV_{CC} + 0.3$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			$0.8 V_{CC}$	—	$AV_{CC} + 0.3$			
Input low voltage	$V_{IL}$	$\overline{RES}$ , $\overline{NMI}$ , $\overline{WKP}_0$ to $\overline{WKP}_7$ , $\overline{IRQ}_0$ to $\overline{IRQ}_4$ , TMIF, TMIG, SCK <sub>1</sub> , SCK <sub>3</sub> , $\overline{ADTRG}$	-0.3	—	$0.2 V_{CC}$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			-0.3	—	$0.1 V_{CC}$			
		SI <sub>1</sub> , RXD	-0.3	—	$0.3 V_{CC}$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			-0.3	—	$0.2 V_{CC}$			
		OSC <sub>1</sub>	-0.3	—	0.5	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			-0.3	—	0.3			

Note: Connect pin TEST to  $V_{SS}$ .

**Table 14-2 DC Characteristics (cont)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input low voltage	$V_{IL}$	P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P5 <sub>0</sub> to P5 <sub>7</sub> P6 <sub>0</sub> to P6 <sub>7</sub> P7 <sub>0</sub> to P7 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub>	-0.3	—	0.3 $V_{CC}$	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
		P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>3</sub> PB <sub>0</sub> to PB <sub>7</sub> PD <sub>0</sub> to PD <sub>7</sub> PE <sub>0</sub> to PE <sub>3</sub>	-0.3	—	0.2 $V_{CC}$			
Output high voltage	$V_{OH}$	P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P5 <sub>0</sub> to P5 <sub>7</sub> P6 <sub>0</sub> to P6 <sub>7</sub> P7 <sub>0</sub> to P7 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub>	$V_{CC} - 1.0$	—	—	V	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$ $-I_{OH} = 1.0\text{ mA}$	
		P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>3</sub> PD <sub>0</sub> to PD <sub>7</sub> PE <sub>0</sub> to PE <sub>3</sub>	$V_{CC} - 0.5$	—	—		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$ $-I_{OH} = 0.5\text{ mA}$	
			$V_{CC} - 0.5$	—	—		$-I_{OH} = 0.1\text{ mA}$	
Output low voltage	$V_{OL}$	P5 <sub>0</sub> to P5 <sub>7</sub> P6 <sub>0</sub> to P6 <sub>7</sub> P7 <sub>0</sub> to P7 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>3</sub> PD <sub>0</sub> to PD <sub>7</sub> PE <sub>0</sub> to PE <sub>3</sub>	—	—	0.5		$I_{OL} = 0.4\text{ mA}$	
		P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub>	—	—	1.5		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$ $I_{OL} = 10\text{ mA}$	
			—	—	0.6		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$ $I_{OL} = 1.6\text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4\text{ mA}$	

Note: Connect pin TEST to  $V_{SS}$ .

**Table 14-2 DC Characteristics (cont)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input leakage current	$I_{IL}$	$\overline{RES}$ , $\overline{NMI}$	—	—	20	$\mu\text{A}$	$V_{IN} = 0.5\text{ V to }V_{CC} - 0.5\text{ V}$	3
			—	—	1			2
		OSC <sub>1</sub> P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P5 <sub>0</sub> to P5 <sub>7</sub> P6 <sub>0</sub> to P6 <sub>7</sub> P7 <sub>0</sub> to P7 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>3</sub> PD <sub>0</sub> to PD <sub>7</sub> PE <sub>0</sub> to PE <sub>3</sub>	—	—	1	$\mu\text{A}$	$V_{IN} = 0.5\text{ V to }V_{CC} - 0.5\text{ V}$	
		PB <sub>0</sub> to PB <sub>7</sub>	—	—	1		$V_{IN} = 0.5\text{ V to }AV_{CC} - 0.5\text{ V}$	
Pull-up MOS current	$-I_P$	P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub>	50	—	300	$\mu\text{A}$	$V_{CC} = 5\text{ V}$ , $V_{IN} = 0\text{ V}$	
		P5 <sub>0</sub> to P5 <sub>7</sub> P6 <sub>0</sub> to P6 <sub>7</sub>	—	35	—	$\mu\text{A}$	$V_{CC} = 2.7\text{ V}$ , $V_{IN} = 0\text{ V}$	Reference value
Input capacitance	$C_{IN}$	All input pins except power supply pins	—	—	15	pF	$f = 1\text{ MHz}$ , $V_{IN} = 0\text{ V}$ $T_a = 25^\circ\text{C}$	
		$\overline{RES}$	—	—	60			3
		$\overline{NMI}$	—	—	30			

Notes: 2. Applies to HD6433875N, HD6433876N, and HD6433877N.

3. Applies to HD6473877N.

**Table 14-2 DC Characteristics (cont)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min Typ Max			Unit	Test Condition	Notes
			Min	Typ	Max			
Active mode current dissipation	$I_{OPE1}$	$V_{CC}$	—	12	24	mA	Active mode (high speed), $V_{CC} = 5\text{ V}$ , $f_{osc} = 10\text{ MHz}$	4, 5
	$I_{OPE2}$	$V_{CC}$	—	2.5	5	mA	Active mode (medium speed), $V_{CC} = 5\text{ V}$ , $f_{osc} = 10\text{ MHz}$	4, 5
Sleep mode current dissipation	$I_{SLEEP}$	$V_{CC}$	—	5	10	mA	$V_{CC} = 5\text{ V}$ , $f_{osc} = 10\text{ MHz}$	4, 5
Subactive mode current dissipation	$I_{SUB}$	$V_{CC}$	—	50	130	$\mu\text{A}$	$V_{CC} = 2.5\text{ V}$ , 32-kHz crystal oscillator ( $\theta_{SUB} = \theta_{W/2}$ )	4, 5
			—	40	—	$\mu\text{A}$	$V_{CC} = 2.5\text{ V}$ , 32-kHz crystal oscillator ( $\theta_{SUB} = \theta_{W/8}$ )	Reference value 4, 5
Subsleep mode current dissipation	$I_{SUBSP}$	$V_{CC}$	—	40	90	$\mu\text{A}$	$V_{CC} = 2.5\text{ V}$ , 32-kHz crystal oscillator ( $\theta_{SUB} = \theta_{W/2}$ )	4, 5
Watch mode current dissipation	$I_{WATCH}$	$V_{CC}$	—	—	6	$\mu\text{A}$	$V_{CC} = 2.7\text{ V}$ , 32-kHz crystal oscillator	4, 5
Standby mode current dissipation	$I_{STBY}$	$V_{CC}$	—	—	5	$\mu\text{A}$	32-kHz crystal oscillator not used	4, 5
RAM data retaining voltage	$V_{RAM}$	$V_{CC}$	2	—	—	V		

Notes: 4. Pin states during current measurement are shown below.

Mode	Other Pins	Internal State	Oscillator Pins
Active mode (high and medium speed)	$V_{CC}$	Operates	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$
Sleep mode	$V_{CC}$	Only timer operates <sub>C</sub>	
Subactive mode	$V_{CC}$	Operates	System clock oscillator: Crystal Subclock oscillator: Crystal
Subsleep mode	$V_{CC}$	Only timer operates, CPU stops	
Watch mode	$V_{CC}$	Only time-base clock <sub>C</sub> operates, CPU stops	
Standby mode	$V_{CC}$	CPU and timers all stop	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$

Notes: 5. Excludes current in pull-up MOS transistors and output buffers.

**Table 14-2 DC Characteristics (cont)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition
Allowable output low current (per pin)	$I_{OL}$	Output pins except in ports 1 and 2	—	—	2	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		Ports 1 and 2	—	—	10		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		All output pins	—	—	0.5		
Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except in ports 1 and 2	—	—	40	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		Ports 1 and 2	—	—	80		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		All output pins	—	—	20		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	2	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
			—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	15	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
			—	—	10		

### 14.2.3 AC Characteristics

Table 14-3 lists the control signal timing, and tables 14-4 and 14-5 list the serial interface timing.

**Table 14-3 Control Signal Timing**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Units	Test Condition	Note
System clock oscillation frequency	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	2	—	10	MHz	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			2	—	5			
OSC clock ( $\theta_{OSC}$ ) cycle time	$t_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	100	—	1000	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	1
			200	—	1000			Figure 14-3
System clock ( $\theta$ ) cycle time	$t_{cyc}$		2	—	16	$t_{OSC}$		1
			—	—	2000	ns		
Subclock oscillation frequency	$f_W$	X <sub>1</sub> , X <sub>2</sub>	—	32.768	—	kHz		
Watch clock cycle time ( $\theta_W$ )	$t_W$	X <sub>1</sub> , X <sub>2</sub>	—	30.5	—	$\mu\text{s}$		
Subclock ( $\theta_{SUB}$ ) cycle time	$t_{subcyc}$		2	—	8	$t_W$		2
Instruction cycle time			2	—	—	$t_{cyc}$ $t_{subcyc}$		
Oscillation stabilization time (crystal oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	—	—	40	ms	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			—	—	60			
Oscillation stabilization time	$t_{rc}$	X <sub>1</sub> , X <sub>2</sub>	—	—	2	s		
External clock high width	$t_{CPH}$	OSC <sub>1</sub>	40	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-3
			80	—	—			
External clock low width	$t_{CPL}$	OSC <sub>1</sub>	40	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-3
			80	—	—			
External clock rise time	$t_{CPr}$		—	—	15	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			—	—	20			
External clock fall time	$t_{CPf}$		—	—	15	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	
			—	—	20			
Pin $\overline{\text{RES}}$ low width	$t_{REL}$	$\overline{\text{RES}}$	10	—	—	$t_{cyc}$		Figure 14-4

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input.

2. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

**Table 14-3 Control Signal Timing (cont)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Units	Test Condition	Reference Figure
Input pin high width	$t_{IH}$	NMI, $\overline{IRQ_0}$ to $\overline{IRQ_4}$ , $\overline{WKP_0}$ to $\overline{WKP_7}$ , ADTRG, TMIF, TMIG	2	—	—	$t_{cyc}$ $t_{subcyc}$		Figure 14-5
Input pin low width	$t_{IL}$	NMI, $\overline{IRQ_0}$ to $\overline{IRQ_4}$ , $\overline{WKP_0}$ to $\overline{WKP_7}$ , ADTRG, TMIF, TMIG	2	—	—	$t_{cyc}$ $t_{subcyc}$		Figure 14-5

**Table 14-4 Serial Interface Timing (SCI1)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input serial clock cycle time	$t_{syc}$	SCK <sub>1</sub>	2	—	—	$t_{cyc}$		Figure 14-6
Input serial clock high width	$t_{SCKH}$	SCK <sub>1</sub>	0.4	—	—	$t_{syc}$		Figure 14-6
Input serial clock low width	$t_{SCKL}$	SCK <sub>1</sub>	0.4	—	—	$t_{syc}$		Figure 14-6
Input serial clock rise time	$t_{SCKr}$	SCK <sub>1</sub>	—	—	60 80	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-6
Input serial clock fall time	$t_{SCKf}$	SCK <sub>1</sub>	—	—	60 80	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-6
Serial output data delay time	$t_{SOD}$	SO <sub>1</sub>	—	—	200 350	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-6
Serial input data setup time	$t_{SIS}$	SI <sub>1</sub>	200 400	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-6
Serial input data hold time	$t_{SIH}$	SI <sub>1</sub>	200 400	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-6

**Table 14-5 Serial Interface Timing (SCI3)**

$V_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $AV_{CC} = 2.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , unless otherwise specified.

Item		Symbol	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input clock cycle	Asynchronous	$t_{scyc}$	4	—	—	$t_{cyc}$		Figure 14-7
	Synchronous		6	—	—			
Input clock pulse width		$t_{SCKW}$	0.4	—	0.6	$t_{scyc}$		Figure 14-7
Transmit data delay time (synchronous mode)		$t_{TXD}$	—	—	1	$t_{cyc}$	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-8
			—	—	1			
Receive data setup time (synchronous mode)		$t_{RXS}$	200	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-8
			400	—	—			
Receive data hold time (synchronous mode)		$t_{RXH}$	200	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	Figure 14-8
			400	—	—			

## 14.2.4 A/D Converter Characteristics

Table 14-6 shows the A/D converter characteristics.

**Table 14-6 A/D Converter Characteristics**

$AV_{CC} = V_{CC} = 4.0\text{ V to }5.5\text{ V}$ ,  $AV_{SS} = V_{SS} = 0.0\text{ V}$ ,  $T_a = 0\text{ to }+75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Analog power supply voltage	$AV_{CC}$	$AV_{CC}$	4.0	—	5.5	V		1
	$AV_{ref}$	$AV_{ref}$	2.5	—	$AV_{CC} + 0.3$	V		
Analog input voltage	$AV_{IN}$	$AN_0$ to $AN_7$	-0.3	—	$AV_{CC} + 0.3$	V		
Analog power supply current	$AI_{OPE}$	$AV_{CC}, AV_{ref}$	—	—	1.5	mA	$AV_{CC} = 5.0\text{ V}$	4
	$AI_{STOP1}$	$AV_{CC}, AV_{ref}$	—	150	—	$\mu\text{A}$		2, 4 Reference value
	$AI_{STOP2}$	$AV_{CC}, AV_{ref}$	—	—	5	$\mu\text{A}$		3, 4
Analog input capacitance	$C_{AIN}$	$AN_0$ to $AN_7$	—	—	30	pF		
Allowable signal source impedance	$R_{AIN}$		—	—	10	k $\Omega$		
Resolution (data length)			—	—	8	bit		
Non-linearity error			—	—	$\pm 2.0$	LSB		
Quantization error			—	—	$\pm 0.5$	LSB		
Absolute accuracy			—	—	$\pm 2.5$	LSB	$AV_{ref} = 4.0\text{ V to }5.5\text{ V}$	
			—	—	$\pm 4.0$	LSB	$AV_{ref} = 2.5\text{ V to }5.5\text{ V}$	
Conversion time			12.4	—	248	$\mu\text{s}$	$AV_{CC} = 4.5\text{ V to }5.5\text{ V}$	
			24.8	—	248	$\mu\text{s}$	$AV_{CC} = 4.0\text{ V to }5.5\text{ V}$	

- Notes:
1. Set  $AV_{CC} = V_{CC}$  when the A/D converter is not used.
  2.  $AI_{STOP1}$  is the current in active and sleep modes while the A/D converter is idle.
  3.  $AI_{STOP2}$  is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
  4. Indicates the current when  $AV_{CC}$  and  $AV_{REF}$  are common pins.

### 14.2.5 DTMF and Multitone Generator Characteristics

Table 14-7 lists the DTMF generator and multitone generator characteristics.

**Table 14-7 DTMF Characteristics**

$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_a = 0 \text{ to } +75^\circ\text{C}$ , unless otherwise specified

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Reference level supply voltage	$V_{T_{ref}}$	$V_{T_{ref}}$	3.0	—	$V_{CC} + 0.3$	V		
DTMF output voltage (row)	$V_{OR}$	TONED	750	990	—	mVrms	$V_{T_{ref}} - \text{GND} = 2.5 \text{ V}$ $R_L = 100 \text{ k}\Omega$	Figure 14-1 1
DTMF output voltage (column)	$V_{OC}$	TONED	780	1040	—	mVrms	$V_{T_{ref}} - \text{GND} = 2.5 \text{ V}$ $R_L = 100 \text{ k}\Omega$	Figure 14-1 1
DTMF output distortion	%DISDT	TONED	—	3	7	%	$V_{T_{ref}} - \text{GND} = 2.5 \text{ V}$ $R_L = 100 \text{ k}\Omega$	Figure 14-1
DTMF output level	$\text{dB}_{CR}$	TONED	—	2.5	—	dB	$V_{T_{ref}} - \text{GND} = 2.5 \text{ V}$ $R_L = 100 \text{ k}\Omega$	Figure 14-1


Notes: 1. Vor and Voc indicate the output voltage during single wave output.

**Table 14-8 Multitone Generator Characteristics**


$V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_a = 0 \text{ to } +75^\circ\text{C}$ , unless otherwise specified

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Reference level supply voltage	$V_{T_{ref}}$	$V_{T_{ref}}$	3.0	—	$V_{CC} + 0.3$	V		
MTG output voltage	$V_{OMT}$	TONEM	720	960	—	mVrms	$V_{T_{ref}} - \text{GND} = 3.0 \text{ V}$ $R_L = 100 \text{ k}\Omega$ Sine wave output	Figure 14-2 2
MTG output distortion	%DISMT	TONEM	—	1	3	%	$V_{T_{ref}} - \text{GND} = 3.0 \text{ V}$ $R_L = 100 \text{ k}\Omega$ Sine wave output	Figure 14-2 2

Note:2. TONEM output is voltage-driven, so avoid high-current loads.



**Figure 14-1 TONED Load Circuit**



**Figure 14-2 TONEM Load Circuit**

### 14.3 Operation Timing




Figure 14-3 System Clock Input Timing




Figure 14-4  $\overline{RES}$  Low Width Timing





Figure 14-5 Input Timing



**Figure 14-6 Serial Interface 1 Input/Output Timing**




Figure 14-7 SCK<sub>3</sub> Input Clock Timing




Figure 14-8 Input/Output Timing of Serial Interface 3 in Synchronous Mode

## 14.4 Output Load Circuits




Figure 14-9 Output Load Condition