

REVISIONS																	
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED														

REV																		
SHEET																		
REV																		
SHEET																		
REV STATUS OF SHEETS	REV																	
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17

PMIC N/A	PREPARED BY <i>Rick C. Offin</i>	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	
STANDARDIZED MILITARY DRAWING	CHECKED BY <i>Wm J Johnson</i>	MICROCIRCUITS, DIGITAL, CMOS 4K X 4 SRAM WITH SEPARATE I/O MONOLITHIC SILICON	
	APPROVED BY <i>[Signature]</i>		
	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A	DRAWING APPROVAL DATE 07 DECEMBER 1988	SIZE A
	REVISION LEVEL	SHEET 1 OF 18	

DESC FORM 193
SEP 87

U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129/60911

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E874

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Truth table. The truth table shall be as specified on figure 2.

3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.4 Die overcoat. Polyimide and silicon coatings are allowable as an overcoat on the die for alpha particle protection provided that each coated microcircuit inspection lot (see MIL-M-38510) shall be subjected to and pass the internal moisture content test, (method 1018 of MIL-STD-883), the frequency of the internal water vapor testing may not be decreased unless approved by the preparing activity.

3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 3

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C < T _C < +125°C V _{CC} = 4.5 V to 5.5 V unless otherwise specified	Group A subgroups	Device types	Limits		Unit	
					Min	Max		
Output high voltage	V _{OH}	V _{CC} = 4.5 V, I _{OH} = -4.0 mA V _{IL} = 0.8 V, V _{IH} = 2.2 V	1, 2, 3	A11	2.4		V	
Output low voltage	V _{OL}	V _{CC} = 4.5 V V _{IL} = 0.8 V V _{IH} = 2.2 V	I _{OL} = 10 mA	1, 2, 3	A11		0.5	V
			I _{OL} = 8.0 mA	1, 2, 3	A11		0.4	V
Input leakage current	I _{LI}	V _{CC} = 5.5 V, GND ≤ V _{IN} ≤ V _{CC}	1, 2, 3	A11		5.0	μA	
Output leakage current	I _{LO}	V _{CC} = 5.5 V, \overline{CS} = V _{IH} GND ≤ V _{OUT} ≤ V _{CC}	1, 2, 3	A11		5.0	μA	
Operating power current supply	I _{CC1}	V _{CC} = 5.5 V, \overline{CS} = V _{IL} f = 0 1/, outputs open \overline{WE} , An, and Dn = 2.2 V	1, 2, 3	A11		80	mA	
Dynamic operating current	I _{CC2}	V _{CC} = 5.5 V, \overline{CS} = 0 V f = f _{MAX} 1/, \overline{WE} = 3.0 V Outputs open, An and Dn toggling between 0 V and 3.0 V	1, 2, 3	01,02, 03		80	mA	
				04		90		
				05		100		
Standby power supply current (TTL levels)	I _{SB1}	V _{CC} = 5.5 V, \overline{CS} > 3.0 V f = f _{MAX} 1/, \overline{WE} = 3.0 V Outputs open, An and Dn toggling between 0 V and 3.0 V	1, 2, 3	01,02		20	mA	
				03,04		25		
				05		30		
Full standby power supply current (CMOS levels)	I _{SB2}	V _{CC} = 5.5 V, \overline{CS} > 5.3 V f = 0 1/, V _{IN} ≥ 5.3 V or ≤ 0.2 V	1, 2, 3	A11		0.3	mA	
V _{CC} for data retention	V _{DR}	\overline{CS} ≥ V _{CC} - 0.2 V V _{IN} ≥ V _{CC} - 0.2 V or ≤ 0.2 V	1, 2, 3	A11	2.0		V	
Data retention current: at V _{CC} = 2.0 V at V _{CC} = 3.0 V	I _{CCDR1}		1, 2, 3	A11		100	μA	
	I _{CCDR2}		1, 2, 3	A11		150	μA	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-88611
	REVISION LEVEL	SHEET 4

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C V _{CC} = 4.5 V to 5.5 V unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Input capacitance	C _{IN}	V _{CC} = 5.0 V, V _{IN} = 0 V f = 1.0 MHz, T _A = +25°C See 4.3.1c	4	A11		8.0	pF
Output capacitance	C _{OUT}	V _{CC} = 5.0 V, V _{OUT} = 0 V f = 1.0 MHz, T _A = +25°C See 4.3.1c	4	A11		8.0	pF
Read cycle time	t _{RC}	See figures 3 and 4 <u>2/</u>	9,10,11	01	70	ns	
				02	55		
				03	45		
				04	35		
				05	25		
Address access time	t _{AA}	See figures 3 and 4 <u>2/</u>	9,10,11	01	70	ns	
				02	55		
				03	45		
				04	35		
				05	25		
Output hold from address change	t _{OH}	See figures 3 and 4 <u>2/</u>	9,10,11	A11	5.0	ns	
Chip select access time	t _{ACS}	See figures 3 and 4 <u>2/</u>	9,10,11	01	70	ns	
				02	55		
				03	45		
				04	35		
				05	25		
Chip select to output in low Z	t _{LZ}	See figures 3 and 4 <u>3/ 4/</u>	9,10,11	A11	5.0	ns	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-88611
	REVISION LEVEL	SHEET 5

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C V _{CC} = 4.5 V to 5.5 V unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Chip deselect to output in high Z	t _{HZ}	See figures 3 and 4 <u>3/ 4/</u>	9,10,11	01		30	ns
				02		25	
				03		20	
				04		15	
				05		10	
Chip select to power-up time	t _{PU}	See figures 3 and 4 <u>2/ 3/</u>	9,10,11	A11	0		ns
Chip deselect to power-down time	t _{PD}	See figures 3 and 4 <u>2/ 3/</u>	9,10,11	01		60	ns
				02		50	
				03		40	
				04		35	
				05		25	
Read command set-up time	t _{RCS}	See figures 3 and 4 <u>2/</u>	9,10,11	A11	-5.0		ns
Read command hold time	t _{RCH}	See figures 3 and 4 <u>2/</u>	9,10,11	A11	-5.0		ns
Write cycle time	t _{WC}	See figures 3 and 5 <u>2/</u>	9,10,11	01	60		ns
				02	50		
				03	40		
				04	30		
				05	20		

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 6

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _c < +125°C V _{CC} = 4.5 V to 5.5 V unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Chip select to end of write	t _{CW}	See figures 3 and 5 <u>2/</u>	9,10,11	01	60		ns
				02	50		
				03	40		
				04	30		
				05	20		
Address valid to end of write	t _{AW}	See figures 3 and 5 <u>2/</u>	9,10,11	01	60		ns
				02	50		
				03	40		
				04	30		
				05	20		
Address set-up time	t _{AS}	See figures 3 and 5 <u>2/</u>	9,10,11	A11	0		ns
Write pulse width	t _{WP}	See figures 3 and 5 <u>2/</u>	9,10,11	01	40		ns
				02	35		
				03	30		
				04	25		
				05	20		
Write recovery time	t _{WR}	See figures 3 and 5 <u>2/</u>	9,10,11	A11	0		ns
Data valid to end of write	t _{DW}	See figures 3 and 5 <u>2/</u>	9,10,11	01	25		ns
				02,03	20		
				04	17		
				05	13		
Data hold time	t _{DH}	See figures 3 and 5 <u>2/</u>	9,10,11	A11	3.0		ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 7

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C < T _C < +125°C V _{CC} = 4.5 V to 5.5 V unless otherwise specified	Group A subgroups	Device types	Limits		Unit
					Min	Max	
Write enable to output valid	t _{WZ}	See figures 3 and 5 3/ 4/	9,10,11	01		30	ns
				02		25	
				03		20	
				04		13	
				05		7.0	
Output active from end of write	t _{OW}	See figures 3 and 5 3/ 4/	9,10,11	A11	0		ns
Chip deselect to data retention time	t _{CDR}	V _{CS} > V _{CC} - 0.2 V V _{IN} > V _{CC} - 0.2 V or ≤ 0.2 V See Figure 6 3/	9,10,11	A11	0		ns
Operation recovery time	t _R		9,10,11	A11	t _{RC}		ns

- 1/ At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of 1/t_{RC}. f = 0 means no input lines change.
- 2/ Test conditions assume signal transition times of 5.0 ns or less. Timing is referenced at input and output levels of 1.5 V and input pulse levels of 0 to 3.0 V. Output loading is equivalent to the specified I_{OL}/I_{OH} with a load capacitance of 30 pF.
- 3/ If not tested, shall be guaranteed to the limits specified in table I.
- 4/ Test conditions assume signal transition times of 5.0 ns or less. Transition is measured at steady-state high level of -200 mV or steady-state low level of +200 mV on the output from 1.5 V level on the input with a load capacitance of 5.0 pF.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 8

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE 1988--550-547

Device types	01 thru 05	
Case outlines	K and L	3
Terminal number	Terminal symbol	
1	A0	A0
2	A1	A1
3	A2	A2
4	A3	A3
5	A4	A4
6	A5	A5
7	A6	NC
8	A7	NC
9	D1	A6
10	D2	A7
11	CS	D1
12	GND	D2
13	WE	CS
14	Y1	GND
15	Y2	WE
16	Y3	Y1
17	Y4	Y2
18	D3	Y3
19	D4	Y4
20	A8	D3
21	A9	NC
22	A10	NC
23	A11	D4
24	VCC	A8
25	---	A9
26	---	A10
27	---	A11
28	---	VCC

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-88611	
		REVISION LEVEL	SHEET 9

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-6093

Device types 01 thru 05

Mode	CS	WE	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	DOUT	Active
Write	L	L	High Z	Active


H = Logic 1 state
 L = Logic 0 state
 X = Don't care
 High Z = High impedance state

FIGURE 2. Truth table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 10

DESC FORM 193A
 SEP 87

★ U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-6093



Measurement	*C _L including scope and jig capacitance (Minimum)
t _{HZ} , t _{LZ} t _{WZ} , and t _{OW}	C _L = 5.0 pF
All others	C _L = 30 pF


FIGURE 3. Output load circuit.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-88611
	REVISION LEVEL	SHEET 11


DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-6093

Read cycle number 1 - \overline{WE} controlled (see notes 1 and 2)



Read cycle number 2 - \overline{CS} controlled (see notes 1 and 3)



NOTES:

1. \overline{WE} is high for read cycle.
2. \overline{CS} is low for read cycle.
3. Address valid prior to or coincident with \overline{CS} low.
4. All read cycle timings are referenced from the last valid address to the first transitioning address.

FIGURE 4. Read cycle timing diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-88611
	REVISION LEVEL	SHEET 12

DESC FORM 193A
SEP 87

U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-609D

Write cycle number 1 - \overline{WE} controlled (see note 1)





FIGURE 5. Write cycle timing diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 13

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

Write cycle number 2 - \overline{CS} controlled (see note 1)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. If \overline{CS} goes high simultaneously with \overline{WE} high, the outputs remain in the high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.

FIGURE 5. Write cycle timing diagram - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-88611
	REVISION LEVEL	SHEET 14

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547




FIGURE 6. Low V_{CC} data retention timing diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 15

DESC FORM 193A
SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 748-429-60913

3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. **QUALITY ASSURANCE PROVISIONS**

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^\circ\text{C}$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
- d. Subgroups 7 and 8 tests sufficient to verify the truth table.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^\circ\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 16

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table 1)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,7*,8, 9,10,11
Group A test requirements (method 5005)	1,2,3,4**,7,8, 9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8

* PDA applies to subgroups 1 and 7.
 ** See 4.3.1c.

4.4 Electrostatic discharge sensitivity inspection. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with method 3015 of MIL-STD-883. The option to categorize as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 2000 V or greater shall be considered as conforming to the requirements of this drawing. ESDS testing shall be measured only for initial inspection and after process or design changes which may affect ESDS classification.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 17

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1/</u>
5962-8861101LX 5962-8861101KX 5962-88611013X	61772 61772 61772	IDT71682LA70DB IDT71682LA70EB IDT71682LA70LB
5962-8861102LX 5962-8861102KX 5962-88611023X	61772 61772 61772	IDT71682LA55DB IDT71682LA55EB IDT71682LA55LB
5962-8861103LX 5962-8861103KX 5962-88611033X	61772 61772 61772	IDT71682LA45DB IDT71682LA45EB IDT71682LA45LB
5962-8861104LX 5962-8861104KX 5962-88611043X	61772 61772 61772	IDT71682LA35DB IDT71682LA35EB IDT71682LA35LB
5962-8861105LX 5962-8861105KX 5962-88611053X	61772 61772 61772	IDT71682LA25DB IDT71682LA25EB IDT71682LA25LB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

61772

Vendor name and address

Integrated Device Technology, Incorporated
3236 Scott Boulevard
Santa Clara, CA 95052

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88611
		REVISION LEVEL	SHEET 18

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

011119 ✓