_ ,											REV	/ISIC	NS													_
LTR							D	ESC	RIPTI	ON								ľ	ATE	(YR-A	4O-D/	0	AP	PRO	VED	
												_										İ				
																		1								1
																		1				ı				
																										1
																										- 1
																										1
																										Ì
																										Ì
																										ı
		_	_									Г	Т	_									П			
SHEE	. 	-	\dashv						Н		-		\vdash				\vdash		-		┢					H
REV	'	+	\dashv		-	-		-	Н	<u> </u>	┢		\vdash								<u> </u>					
SHEET	, 	ᅥ	_	-					\vdash		_	T	\Box													
-	TATUS	丁	RE	 .v		一		┢																		
	HEETS	Γ	SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18		L	
PMIC	N/A					PRE			<u> </u>					Τ											·n	
						L	PREPARED BY PLIK C. Office CHECKED BY						DEF	ENS			RONK N, OF				ENTE	;H				
	NDAF			D		CHE	$\alpha \cup \alpha \cup \beta \cup $																			
	MILIT					AP	APPROVED BY APPROVED BY					┨╏	4ICR	OCI SE	RCUI PARA	TS, TF I	DIG	ITAL	., C N IT	MOS	4K Z	(4 ICON	SRAM I	4		
	ORAW						With Michigan				Ľ	, , , , , ,	JL	7111/7	, 1	, ,	. ,									
FOR US	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS O7 DECEMBER 1988				SIZE			CAGE				EO	67	_0	96	44										
AN	D AGENC	IES C	OF TH	ΗE		_				988				┫	A			672	3 02	<u> </u>		<u>ეყ</u>	02			11
	C N/A					HE'	VISIO	N LE	VEL							SHE	ET		1		OF			18		


a U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E874

SCOPE

- 1.1~Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1~of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	See 6.4	4K X 4 CMOS SRAM with separate I/O	70 ns
02	See 6.4	4K X 4 CMOS SRAM with separate I/O	55 ns
03	See 6.4	4K X 4 CMOS SRAM with separate I/O	45 ns
04	See 6.4	4K X 4 CMOS SRAM with separate I/O	35 ns
05	See 6.4	4K X 4 CMOS SRAM with separate I/O	25 ns

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

outline letter	<u> </u>
K	F-6 (24-lead, .640" x .420" x .090"), flat package
L	D-9 (24-lead, 1.280" x .310" x .200") dual in line nackage
3	D-9 (24-lead, 1.280" x .310" x .200") dual-in-line package C-4 (28-terminal, .460" x .460" x .100"), square chip carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

- 1/ Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.
- 2/ Symbol $V_{IL}(minimum) = -3.0 V dc for pulse width less than 20 ns.$

STANDARDIZED MILITARY DRAWING	SIZE A			5962-88611	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISIO	ON LEVEL	SHEET 2	

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.2.4 Die overcoat. Polyimide and silicon coatings are allowable as an overcoat on the die for alpha particle protection provided that each coated microcircuit inspection lot (see MIL-M-38510) shall be subjected to and pass the internal moisture content test, (method 1018 of MIL-STD-883), the frequency of the internal water vapor testing may not be decreased unless approved by the preparing activity.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING	SIZE A		59	962-88611	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 3	

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

TO DE

	Τ	T			-		1			
Test	Symbol 	1 VCC	Conditio °C < T _C < = 4. 5 V t otherwise	+125°C o 5.5 V	ed	Group A subgroup			mits Max	Unit
Output high voltage	v _{OH} 	V _{CC} = 4. V _{IL} = 0.	5 V, I _{OH} = 8 V, V _{IH} =	-4.0 mA 2.2 V		1, 2, 3	A11	2.4		٧
Output low voltage	 V _{OL} 		8 V	I _{OL} = 1	.O mA	1, 2, 3	All		0.5	٧
		V _{IH} = 2.6		I _{0L} = 8	.0 mA	1, 2, 3	A11		0.4	V
Input leakage current	ILI	V _{CC} = 5.	5 V, GND <u><</u>	VIN <	cc	1, 2, 3	A11		 5.0 	μА
Output leakage current	I I _{LO}	 V _{CC} = 5 GND < V _{OL}	.5 V, CS = UT ≤ V _{CC}	VIH	! 	1, 2, 3	 A11 		5.0 5.0	μA
Operating power current supply	1	lf = 0 1/	5 V, CS = , outputs and Dn = 2	open	 	1, 2, 3	A11 	 	80	mA
Dynamic operating current		f = fmax Outputs o	5 V, CS = 0 1/, WE = open, An a between 0	3.0 V nd Dn	.o v	1, 2, 3	01,02,		90	mA
Standby power supply current (TTL levels)		f = f _{MAX} Outputs c	5 V, CS > 1/, WE = 1	3.0 V nd Dn	.0 V	1, 2, 3	05 01,02 03,04	Ì	20 25 30	mA
Full standby power supply current (CMOS levels)	ISB2	 V _{CC} = 5.5 f = 0 1/, < 0.2 V	5 V, CS > 5 , V _{IN} > 5.3	5.3 V 3 V or		1, 2, 3	A11		0.3	mA
V _{CC} for data retention	V _{DR}	V _{IN} > V _{CC}	-0.2 V	r < 0.2	v	1, 2, 3	AT1	2.0		٧
Data retention current: at V_{CC} = 2.0 V at V_{CC} = 3.0 V	I _{CCDR1}				 	1, 2, 3 1, 2, 3	 A11 A11		100 150	μ Α μ Α
See footnotes at end of 1	table.								· · · · · · · ·	
STANDARDI			SIZE A				r	162 0061	1	
MILITARY DRA					FEVISION LEVEL SHEET					

★ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-54

F	Test	 Symbol 	-55°(Condition	125°C	Group A		 Lim Min	its Max	Unit
See 4,3.1c See 1	Input capacitance	c _{IN}	V _{CC} = 5.0 If = 1.0 Mi	V, V _{IN} =		1	 All 		8.0	рF
Address access time tan See figures 3 and 4 9,10,11 01 70 70 70 02 55 000 05 25 000 05 25 000 05 000 000	Output capacitance	C _{OUT}	V _{CC} = 5.0 f = 1.0 M See 4.3.16	V, V _{OUT} : Hz, T _A = -	= 0 V •25°C	4	All		8.0	pF
Address access time tax See figures 3 and 4 9,10,11 01 70 02 55 03 45 04 35 05 25 004 35 05 25 004 35 05 25 004 35 005 25 005 005 005 005 005 005 005 005	Read cycle time	t _{RC}	 See figure	es 3 and 4	1	9,10,11	01	70		ns
Address access time tank See figures 3 and 4 9,10,11 01 70 70 70 2/ 02 55 03 45 04 35 05 25 001 001 004 35 05 05 05 05 05 05 05 05 05 05 05 05 05		 	2/			<u> </u>	02	55	· · · · · · · · · · · · · · · · · · ·	
Address access time tax See figures 3 and 4 9,10,11 01 70 70 02 55 03 45 04 35 05 25 001 put hold from address change to the tax See figures 3 and 4 9,10,11 All 5.0 70 70 70 70 70 70 70 70 70 70 70 70 70		<u> </u>]				03	45		<u> </u>
Address access time that See figures 3 and 4		1	!			ļ	04	35		
2/		 					05	25		
2 02 55 03 45 04 35 05 25	Address access time	 taa	 See figur	es 3 and	4	9,10,11	01		70	ns
03		 	2/			 	02		55	! !
Output hold from address change t _{OH} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{OH} See figures 3 and 4 9,10,11 Ol 70 readdress change t _{ACS} See figures 3 and 4 9,10,11 Ol 70 readdress change t _{ACS} See figures 3 and 4 9,10,11 Ol 70 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures 3 and 4 9,10,11 All 5.0 readdress change t _{ACS} See figures t _{ACS} See fig		1	-				03	Ţ	45	<u> </u>
Output hold from address change t _{OH} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 Ol 70 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 Ol 70 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} See figures 3 and 4 9,10,11 All 5.0 respectively. Total t _{ACS} Total		<u> </u> 				† 	04		35	
2 2 01 70 70 70 70 70 70		İ	<u> </u> 				05		25	\
2 55 03 45 04 35 05 25 05 05 25 05 05 25 05 0		I ^t OH		es 3 and	4	9,10,11	A11	5.0		ns
2 55 03 45 04 35 05 25 05 05 25 05 05 0	Chin select access time	tacs	 See figur	es 3 and	4	9,10,11	01		70	ns
Chip select to output the select to output in low Z See figures 3 and 4 9,10,11 All 5.0 see footnotes at end of table. STANDARDIZED SIZE A 5962-88611	only sereor deces our	ALS	1					1	55	
Chip select to output the see figures 3 and 4		İ	į = ·			İ	03		45]
Chip select to output the see figures 3 and 4 and 4 and 5.0 and 5.0 are footnotes at end of table. STANDARDIZED SIZE A 5962-88611		İ	į			İ			35	1
Chip select to output the see figures 3 and 4			İ			İ	i		İ	1
STANDARDIZED SIZE A 5962-88611	Chip select to output in low Z	t _{LZ}	See figur 3/4/	es 3 and	4	9,10,11	A11	5.0		l ns
MILITARY DRAWING A 5962-88611	ee footnotes at end of	table.	1,				.*	' <u></u>	•	•
MILITARY DRAWING	O 11 12 1 1 1 1 1		^	_			50	962-886	11	
DEFENSE ELECTRONICS SUPPLY CENTER 1 TREVIOLONICE VEL 1 STEET					RE	VISION LEVEL		SHEET		

TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $V_{CC} = 4.5$ V to 5.5 V Group A |Device Limits Unit |subgroups| types Min | Max unless otherwise specified Chip deselect to output $|t_{HZ}|$ |See figures 3 and 4 9,10,11 01 30 ns in high Z 3/4/ 02 25 03 20 04 15 05 10 Chip select to power-up $|t_{PU}|$ See figures 3 and 4 9,10,11 A11 0 ns 2/ 3/ Chip deselect to l t_{PD} |See figures 3 and 4 9,10,11 01 60 ns power-down time 2/ 3/ 02 50 03 40 04 35 05 25 Read command set-up |See figures 3 and 4 tRCS 9,10,11 A11 -5.0 ns time Read command hold |See figures 3 and 4 tRCH 9,10,11 A11 -5.0 ns time Write cycle time |See figures 3 and 5 9,10,11 tWC 01 60 ns 2/ 02 50 03 40 04 30 05 20 See footnotes at end of table. **STANDARDIZED** SIZE Α 5962-88611 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 6

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

Test	Symbol	550	Conditions	Group A subgroups	Device	Lim	its	 Unit
	 	-55 0 V _{CC} = unless o	CONTENS < T _C < +125°C • 4. 5 V to 5.5 V therwise specifie	d	types	Min	Max	
Chip select to end of	t _{CW}	 See figure	s 3 and 5	9,10,11	01	60		ns
write		2/		ļ	02	50		į
					03	40	<u> </u>	•
		1			04	30		į
		<u> </u>			05	20	<u> </u>	<u> </u>
Address valid to end	t _{AW}	See figure	es 3 and 5	9,10,11	01	60	<u> </u>	ns
of write		2/			02	50	i	į
		į		į	03	40	<u> </u>	į
					04	30	<u> </u>	ļ
					05	20	<u> </u>	<u> </u>
Address set-up time	tas	 See figure <u>2</u> /	es 3 and 5	9,10,11	A11	0	 	ns
Write pulse width	twp	See figure	es 3 and 5	9,10,11	01	40		ns
	"	2/			02	35	1	
					03	30	<u> </u>	
	1				04	25	<u> </u>	
] 			05	20		<u> </u>
Write recovery time	t _{WR}	 See figure	es 3 and 5 <u>2</u> /	9,10,11	A11	0	! 	ns
Data valid to end of	 t _{DW}	 See figure	es 3 and 5	9,10,11	01	25		ns
write	-"	2/			02,03	20	<u> </u>	<u> </u>
	1				04	17_	<u> </u>	<u> </u>
		1			05	13		<u> </u>
Data hold time	tон	See figur	es 3 and 5	9,10,11	 A11 	3.0		ns
ee footnotes at end of	table.	<u></u>			<u></u>	•		
STANDARD			SIZE A		59	62-886	11	
MILITARY DF	RAWIN	G			T			

Test	10			1	Т		Т
rest	Symbol 	Conditions -55°C < T _C < +125°C V _{CC} = 4.5 V to 5.5 V	Group A subgroups	Device	Li	mits	Unit
	 	V _{CC} = 4.5 V to 5.5 V unless otherwise specified	subgroups	types 	Min	Max	1
Write enable to output valid	t _{WZ}	See figures 3 and 5	9,10,11	01		30	ns
	1	3/4/	į	02	<u> </u>	25	
	ĺ		ļ	03		20	! !
	İ			04	<u> </u>	13	
· · · · · · · · · · · · · · · · · · ·			! 	05		 7.0	
Output active from end of write	t _{OW}	 See figures 3 and 5 <u>3/4/</u> 	9,10,11	A1 1	0		ns
Chip deselect to data retention time	 t _{CDR} 	$CS \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $< 0.2 \text{ V}$ See figure $6 \frac{3}{}$	9,10,11	Al 1	0		ns
Operation recovery time	t _R		9,10,11	A1 1	t _{RC}		ns

 $[\]frac{1}{f}$ At f = f_MAX address and data inputs are cycling at the maximum frequency of read cycles of $1/t_{RC}.$ f = 0 means no input lines change.

- $\underline{3}/$ If not tested, shall be guaranteed to the limits specified in table I.
- $\frac{4}{}$ Test conditions assume signal transition times of 5.0 ns or less. Transition is measured at steady-state high level of -200 mV or steady-state low level of +200 mV on the output from 1.5 V level on the input with a load capacitance of 5.0 pF.

STANDARDIZED MILITARY DRAWING	SIZE A		59	962-88611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

^{2/} Test conditions assume signal transition times of 5.0 ns or less. Timing is referenced at input and output levels of 1.5 V and input pulse levels of 0 to 3.0 V. Output loading is equivalent to the specified $\rm I_{OL}/I_{OH}$ with a load capacitance of 30 pF.

Device types	01 thr	u 05
Case outlines	KandL	3
erminal number	 Terminal	symbol
1	Ao	A ₀
2	l A ₁	A ₁
3	A ₂	A ₂
4	A ₃	A ₃
5	A4	l A4
6	A ₅	A ₅
7	A6	I NC
8	A7	NC
9	į D ₁	1 A ₆
10	D ₂	A7
11	CS	01
12	GND	D ₂
13	WE	CS
14	Y ₁	GND
15	Y ₂	WE
16	Y3	Y ₁
17	Y4	1 Y2
18	D3	Y3
19	D4) Y4
20	A8	l D3
21	l Ag) NC
22	A ₁₀	NC
23	A ₁₁	D4
24	Vcc	A8
25	j	į Ag
26	l 1	A ₁₀
27		A ₁₁
28		Vcc

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-88611

REVISION LEVEL
SHEET
9

DESC FORM 193A SEP 87

☆L.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

Device types 01 thru 05

 Mode 	। टड ।	WE	Output	Power
 Standby 	 H 	l X	 High Z 	Standby
Read	L I	Н	DOUT	Active
 Write 	 L	L	High Z	Active

H = Logic 1 state
L = Logic 0 state
X = Don't care

High Z = High impedance state

FIGURE 2. Truth table.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A 5962-88611

REVISION LEVEL SHEET 10

DESC FORM 193A SEP 87

□ Trus. Government printing office: 1987 - 748-129-60913




 	*C _L including scope and jig capacitance (Minimum)
t_{HZ} , t_{LZ} t_{WZ} , and t_{OW}	C _L = 5.0 pF
All others	C _L = 30 pF


FIGURE 3. Output load circuit.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-88611 REVISION LEVEL SHEET 11


DESC FORM 193A SEP 87


☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-61913





☆! S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913





\$\price U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-64943

- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{\rm IN}$ and $C_{\rm OUT}$ measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
 - d. Subgroups 7 and 8 tests sufficient to verify the truth table.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88611			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET 16	

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*,8, 9,10,11
Group A test requirements (method 5005)	1,2,3,4**,7,8, 9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8

- PDA applies to subgroups 1 and 7.
- ** See 4.3.1c.
- 4.4 Electrostatic discharge sensitivity inspection. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with method 3015 of MIL-STD-883. The option to categorize as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 2000 V or greater shall be considered as conforming to the requirements of this drawing. ESDS testing shall be measured only for initial inspection and after process or design changes which may affect ESDS classification.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-88611

REVISION LEVEL
SHEET
17

DESC FORM 193A SEP 87 6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/
5962-8861101LX 5962-8861101KX 5962-88611013X	61772 61772 61772	IDT71682LA70DB IDT71682LA70EB IDT71682LA70LB
5962-8861102LX 5962-8861102KX 5962-88611023X	61772 61772 61772	IDT71682LA55DB IDT71682LA55EB IDT71682LA55LB
5962-8861103LX 5962-8861103KX 5962-88611033X	61772 61772 61772	I IDT71682LA45DB I IDT71682LA45EB I IDT71682LA45LB
5962-8861 104L X 5962-8861 104K X 5962-8861 1043 X	61772 61772 61772	IDT71682LA35DB IDT71682LA35EB IDT71682LA35EB IDT71682LA35LB
5962-8861105LX 5962-8861105KX 5962-88611053X	61772 61772 61772	

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

61772

Integrated Device Technology, Incorporated 3236 Scott Boulevard Santa Clara, CA 95052

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

DESC FORM 193A SEP 87