



MICROCHIP

24AA174

16K 1.8V Cascadable I²C™ Serial EEPROM with OTP Security Page

FEATURES


- Single supply with operation down to 1.8V
- 16 bytes OTP Secure Memory
- Low power CMOS technology
 - 1 mA active current typical
 - 10 μ A standby current typical at 5.5V
 - 5 μ A standby current typical at 3.0V
- Organized as eight blocks of 256 bytes (8 x 256 x 8)
- 2-wire serial interface bus, I²C™ compatible
- Functional address inputs for cascading up to 8 devices
- Schmitt trigger, filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 100 kHz (1.8V) and 400 kHz (5V) compatibility
- Self-timed write cycle (including auto-erase)
- Page-write buffer for up to 16 bytes
- 2 ms typical write cycle time for page-write
- Hardware write protect for entire memory
- Can be operated as a serial ROM
- Factory programming (QTP) available
- ESD protection > 4,000V
- 10,000,000 Erase/Write cycles guaranteed
- Data retention > 200 years
- 8 pin DIP, 8-lead SOIC packages
- Available for commercial temperature range
 - Commercial (C): 0°C to +70°C

DESCRIPTION


The Microchip Technology Inc. 24AA174 is a cascadable 16K bit Electrically Erasable PROM. The device is organized as eight blocks of 256 x 8-bit memory with a 2-wire serial interface and provides a specially addressed OTP (one-time programmable) 16 byte security block. Low voltage design permits operation down to 1.8 volts (end-of-life voltage for most popular battery technologies) with standby and active currents of only 5 μ A and 1 mA respectively. The 24AA174 also has a page-write capability for up to 16 bytes of data. The 24AA174 is available in the standard 8-pin DIP and 8-lead surface mount SOIC packages.

The three select pins, A0, A1, and A2, function as chip select inputs and allow up to eight devices to share a common bus, for up to 128K bits total system EEPROM.

PACKAGE TYPES



BLOCK DIAGRAM



I²C is a trademark of Philips Corporation.

1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

V_{CC} 7.0V
 All inputs and outputs w.r.t. V_{SS} -0.3V to V_{CC} +1.0V
 Storage temperature -65°C to +150°C
 Ambient temp. with power applied -65°C to +125°C
 Soldering temperature of leads (10 seconds) +300°C
 ESD protection on all pins ≥ 4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
VSS	Ground
SDA	Serial Address/Data I/O
SCL	Serial Clock
WP	Write Protect Input
VCC	+1.8V to 5.5V Power Supply
A0, A1, A2	Chip Address Inputs

TABLE 1-2: DC CHARACTERISTICS

V _{CC} = +1.8V to 5.5V Commercial (C): T _{amb} = 0°C to +70°C					
Parameter	Symbol	Min	Max	Units	Conditions
WP, SCL and SDA pins:					
High level input voltage	V _{IH}	.7 V _{CC}	—	V	
Low level input voltage	V _{IL}	—	.3 V _{CC}	V	
Hysteresis of Schmitt trigger inputs	V _{HYS}	.05 V _{CC}	—	V	(Note)
Low level output voltage	V _{OL}	—	.40	V	I _{OL} = 3.0 mA, V _{CC} = 2.5V
Input leakage current	I _{LI}	-10	10	μA	V _{IN} = .1V to V _{CC}
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = .1V to V _{CC}
Pin capacitance (all inputs/outputs)	C _{IN} , C _{OUT}	—	10	pF	V _{CC} = 5.0V (Note1) T _{amb} = 25°C, F _{CLK} = 1 MHz
Operating current	I _{CC} Write I _{CC} Read	— —	3 1	mA mA	V _{CC} = 5.5V, SCL = 400 kHz
Standby current	I _{CCS}	— —	30 100	μA μA	V _{CC} = 3.0V, SDA = SCL = V _{CC} V _{CC} = 5.5V, SDA = SCL = V _{CC}

Note: This parameter is periodically sampled and not 100% tested.

FIGURE 1-1: BUS TIMING START/STOP





TABLE 1-3: AC CHARACTERISTICS

Parameter	Symbol	Standard Mode		V _{CC} = 4.5 - 5.5V Fast Mode		Units	Remarks
		Min	Max	Min	Max		
Clock frequency	FCLK	—	100	—	400	kHz	
Clock high time	THIGH	4000	—	600	—	ns	
Clock low time	TLOW	4700	—	1300	—	ns	
SDA and SCL rise time	TR	—	1000	—	300	ns	(Note 1)
SDA and SCL fall time	TF	—	300	—	300	ns	(Note 1)
START condition hold time	THD:STA	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0	—	0	—	ns	
Data input setup time	TSU:DAT	250	—	100	—	ns	
STOP condition setup time	TSU:STO	4000	—	600	—	ns	
Output valid from clock	TAA	—	3500	—	900	ns	(Note 2)
Bus free time	TBUF	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V _{IH} min to V _{IL} max	TOF	—	250	20 + 0.1 C _B	250	ns	(Note 1), C _B ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	TSP	—	50	—	50	ns	(Note 3)
Write cycle time	TWR	—	10	—	10	ms	Byte or Page mode
Endurance	—	10M	—	10M	—	Cycles	25°C, V _{CC} = 5.0V, Block Mode (Note 4)

- 1: Not 100% tested. C_B = total capacitance of one bus line in pF.
- 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
- 3: The combined TSP and V_{HYS} specifications are due to new Schmitt trigger inputs which provide improved noise and spike suppression. This eliminates the need for a T_I specification for standard operation.
- 4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our BBS or website.

FIGURE 1-2: BUS TIMING DATA



2.0 FUNCTIONAL DESCRIPTION

The 24AA174 supports a Bi-directional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24AA174 works as slave. Both, master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

3.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Figure 3-1).

3.1 Bus not Busy (A)

Both data and clock lines remain HIGH.

3.2 Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

3.3 Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

3.4 Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited, although only the last 16 will be stored when doing a write operation. When an overwrite does occur it will replace data in a first in first out fashion.


3.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24AA174 does not generate any acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24AA174) will leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 3-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS



3.6 Device Addressing


A control byte is the first byte received following the start condition from the master device. The first bit is always a one. The next three bits of the control byte are the device select bits (A2, A1, A0). They are used to select which of the eight 256 word blocks of memory are to be accessed. The A1 bit must be the inverse of the A1 device select pin.

The next three bits of the control byte are the block select bits (B2, B1, B0). They are used by the master device to select which of the eight 256 word blocks of memory are to be accessed. These bits are in effect the three most significant bits of the word address.

The last bit of the control byte defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24AA174 looks for the slave address for the device selected. Depending on the state of the R/W bit, the 24AA174 will select a read or write operation.

Operation	Control Code	Block Select	R/W
Read	1 A2 A1 A0	Block Address	1
Write	1 A2 A1 A0	Block Address	0

FIGURE 3-2: CONTROL BYTE ALLOCATION



4.0 WRITE OPERATION

4.1 Byte Write

Following the start condition from the master, the device code (4 bits), the block address (3 bits), and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the 24AA174. After receiving another acknowledge signal from the 24AA174 the master device will transmit the data word to be written into the addressed memory location. The 24AA174 acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the 24AA174 will not generate acknowledge signals (see Figure 4-1).

4.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24AA174 in the same way as in a byte write. But instead of generating a stop condition the master transmits up to 16 data bytes to the 24AA174 which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order seven bits of the word address remains constant. If the master should transmit more than 16 words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin (see Figure 4-2).

FIGURE 4-1: BYTE WRITE






FIGURE 4-2: PAGE WRITE



5.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write command ($R/\bar{W} = 0$). If the device is still busy with the write cycle, then no ACK will be returned. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 5-1 for flow diagram.

FIGURE 5-1: ACKNOWLEDGE POLLING FLOW



6.0 WRITE PROTECTION

The 24AA174 can be used as a serial ROM when the WP pin is connected to Vcc. Programming will be inhibited and the entire memory will be write-protected.

7.0 READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/\bar{W} bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

7.1 Current Address Read

The 24AA174 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n , the next current address read operation would access data from address $n + 1$. Upon receipt of the slave address with R/\bar{W} bit set to one, the 24AA174 issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA174 discontinues transmission (see Figure 8-1).

7.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24AA174 as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/\bar{W} bit set to a one. The 24AA174 will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24AA174 discontinues transmission (see Figure 8-2).

7.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24AA174 transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the 24AA174 to transmit the next sequentially addressed 8-bit word (Figure 8-3).

To provide sequential reads the 24AA174 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows an entire device memory contents to be serially read during one operation.

7.4 Noise Protection

The 24AA174 employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

8.0 PIN DESCRIPTIONS

8.1 SDA Serial Address/Data Input/Output

This is a Bi-directional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal, therefore the SDA bus requires a pullup resistor to Vcc (typical 10KΩ for 100 kHz, 1KΩ for 400 kHz).

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

8.2 SCL Serial Clock

This input is used to synchronize the data transfer from and to the device.

8.3 WP

This pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory 000-7FF).

If tied to Vcc, WRITE operations are inhibited. The entire memory will be write-protected. Read operations are not affected.

This feature allows the user to use the 24AA174 as a serial ROM when WP is enabled (tied to Vcc).

8.4 A0, A1, A2

These pins are used to configure the proper chip address in multiple-chip applications (more than one 24AA174 on the same bus). The levels on these pins are compared to the corresponding bits in the slave address. The chip is selected if the compare is true.

Note: The level on A1 is compared to the inverse of the slave address.

Up to eight 24AA174s may be connected to the same bus. These pins must be connected to either Vss or Vcc.

8.5 Security Access Control

The security row is enabled by sending the control sequence with the I²C slave address of 0110. Bit 0 of the control byte must be set to a one for a READ OPERATION or a zero for the OTP WRITE OPERATION. The SECURITY ACCESS DATA is always read starting at byte 0 for N bytes up to and including byte 15. (See Figure 4-2).

8.6 Security Access Write

The S.A.W. data is written to the device using a normal page write following the proper control access sequence. Upon receiving the final stop bit, the internal

write sequence will commence. At the completion of the internal write sequence a fuse will be set disabling the write function for the 16 byte security page.

8.7 Security Access Read

The security access read is accomplished by executing the normal read sequences, following the security access control sequence with bit 0 set to a one. The security page read starts at data byte 0.

FIGURE 8-1: CURRENT ADDRESS READ




FIGURE 8-2: RANDOM READ




FIGURE 8-3: SEQUENTIAL READ




FIGURE 8-4: SECURITY CONTROL BYTE ALLOCATION




FIGURE 8-5: SECURITY PAGE READ





FIGURE 8-6: SECURITY PAGE WRITE



24AA174

24AA174 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

