EMK23H2H-44.928M



Series -RoHS Compliant (Pb-free) 4 Pad 3.2mm x 5mm SMD 3.3Vdc LVCMOS MEMS Oscillator

Frequency Tolerance/Stability ______ ±50ppm Maximum over -40°C to +85°C

Duty Cycle -50 ±5(%)

ELECTRICAL SPECIFICATIONS

Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C, 260°C Reflow, Shock, and Vibration)Aging at 25°C±1ppm Maximum First YearOperating Temperature Range40°C to +85°CSupply Voltage3.3Vdc ±10%Input Current25mA MaximumOutput Voltage Logic High (Voh)90% of Vdd Minimum (IOH=-8mA)Output Voltage Logic Low (Vol)10% of Vdd Maximum (IOL=+8mA)Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec MaximumStart Up Time50mSec Maximum	Nominal Frequency	44.928MHz
Operating Temperature Range-40°C to +85°CSupply Voltage3.3Vdc ±10%Input Current25mA MaximumOutput Voltage Logic High (Voh)90% of Vdd Minimum (IOH=-8mA)Output Voltage Logic Low (Vol)10% of Vdd Maximum (IOL=+8mA)Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Frequency Tolerance/Stability	Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change,
Supply Voltage3.3Vdc ±10%Input Current25mA MaximumOutput Voltage Logic High (Voh)90% of Vdd Minimum (IOH=-8mA)Output Voltage Logic Low (Vol)10% of Vdd Maximum (IOL=+8mA)Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Aging at 25°C	±1ppm Maximum First Year
Input Current25mA MaximumOutput Voltage Logic High (Voh)90% of Vdd Minimum (IOH=-8mA)Output Voltage Logic Low (Vol)10% of Vdd Maximum (IOL=+8mA)Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Operating Temperature Range	-40°C to +85°C
Output Voltage Logic High (Voh)90% of Vdd Minimum (IOH=-8mA)Output Voltage Logic Low (Vol)10% of Vdd Maximum (IOL=+8mA)Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Supply Voltage	3.3Vdc ±10%
Output Voltage Logic Low (Vol)10% of Vdd Maximum (IOL=+8mÅ)Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Input Current	25mA Maximum
Rise/Fall Time2nSec Maximum (Measured from 20% to 80% of waveform)Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Output Voltage Logic High (Voh)	90% of Vdd Minimum (IOH=-8mA)
Duty Cycle50 ±5(%) (Measured at 50% of waveform)Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Output Voltage Logic Low (Vol)	10% of Vdd Maximum (IOL=+8mA)
Load Drive Capability15pF MaximumOutput Logic TypeCMOSOutput Control FunctionTri-State (Disabled Output: High Impedance)Output Control Input Voltage+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable OutputPeak to Peak Jitter (tPK)250pSec Maximum, 100pSec TypicalStart Up Time50mSec Maximum	Rise/Fall Time	2nSec Maximum (Measured from 20% to 80% of waveform)
Output Logic Type CMOS Output Control Function Tri-State (Disabled Output: High Impedance) Output Control Input Voltage +0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable Output Peak to Peak Jitter (tPK) 250pSec Maximum, 100pSec Typical Start Up Time 50mSec Maximum	Duty Cycle	50 ±5(%) (Measured at 50% of waveform)
Output Control Function Tri-State (Disabled Output: High Impedance) Output Control Input Voltage +0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable Output Peak to Peak Jitter (tPK) 250pSec Maximum, 100pSec Typical Start Up Time 50mSec Maximum	Load Drive Capability	15pF Maximum
Output Control Input Voltage +0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable Output Peak to Peak Jitter (tPK) 250pSec Maximum, 100pSec Typical Start Up Time 50mSec Maximum	Output Logic Type	CMOS
Peak to Peak Jitter (tPK) 250pSec Maximum, 100pSec Typical Start Up Time 50mSec Maximum	Output Control Function	Tri-State (Disabled Output: High Impedance)
Start Up Time 50mSec Maximum	Output Control Input Voltage	+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable Output
•	Peak to Peak Jitter (tPK)	250pSec Maximum, 100pSec Typical
Storage Temperature Range -55°C to +125°C	Start Up Time	50mSec Maximum
	Storage Temperature Range	-55°C to +125°C

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS

ESD Susceptibility	MIL-STD-883, Method 3015, Class 2, HBM 2000V
Flammability	UL94-V0
Mechanical Shock	MIL-STD-883, Method 2002, Condition G, 30,000G
Moisture Resistance	MIL-STD-883, Method 1004
Moisture Sensitivity Level	J-STD-020, MSL 1
Resistance to Soldering Heat	MIL-STD-202, Method 210, Condition K
Resistance to Solvents	MIL-STD-202, Method 215
Solderability	MIL-STD-883, Method 2003 (Pads on bottom of package only)
Temperature Cycling	MIL-STD-883, Method 1010, Condition B
Thermal Shock	MIL-STD-883, Method 1011, Condition B
Vibration	MIL-STD-883, Method 2007, Condition A, 20G

L Nominal Frequency 44.928MHz


Output Control Function

Tri-State (Disabled Output: High Impedance)

EMK23H2H-44.928M




MECHANICAL DIMENSIONS (all dimensions in millimeters)



PIN	CONNECTION
1	Tri-State
2	Ground
3	Output
4	Supply Voltage
LINE	MARKING
1	XXXX or XXXXX XXXX or XXXXX=Ecliptek Manufacturing Lot Code

Suggested Solder Pad Layout

All Dimensions in Millimeters




All Tolerances are ±0.1


EMK23H2H-44.928M



OUTPUT WAVEFORM & TIMING DIAGRAM



Test Circuit for CMOS Output



Note 1: An external 0.1μ F low frequency tantalum bypass capacitor in parallel with a 0.01μ F high frequency ceramic bypass capacitor close to the package ground and V_{DD} pin is required.

Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>300MHz) passive probe is recommended.

Note 3: Capacitance value C_L includes sum of all probe and fixture capacitance.



Recommended Solder Reflow Methods



High Temperature Infrared/Convection


EMK23H2H-44.928M

T _s MAX to T _L (Ramp-up Rate)	3°C/second Maximum
Preheat	
- Temperature Minimum (T _s MIN)	150°C
- Temperature Typical (T _s TYP)	175°C
- Temperature Maximum (T _s MAX)	200°C
- Time (t _s MIN)	60 - 180 Seconds
Ramp-up Rate (T⊾ to T _P)	3°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	217°C
- Time (t∟)	60 - 150 Seconds
Peak Temperature (T _P)	260°C Maximum for 10 Seconds Maximum
Target Peak Temperature (T _P Target)	250°C +0/-5°C
Time within 5°C of actual peak (t_p)	20 - 40 seconds
Ramp-down Rate	6°C/second Maximum
Time 25°C to Peak Temperature (t)	8 minutes Maximum
Moisture Sensitivity Level	Level 1



Recommended Solder Reflow Methods

EMK23H2H-44.928M



Low Temperature Infrared/Convection 240°C

T _s MAX to T _L (Ramp-up Rate)	5°C/second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	N/A
- Temperature Typical (T _s TYP)	150°C
- Temperature Maximum (T _s MAX)	N/A
- Time (t _s MIN)	60 - 120 Seconds
Ramp-up Rate (T _L to T _P)	5°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	150°C
- Time (t∟)	200 Seconds Maximum
Peak Temperature (T _P)	240°C Maximum
Target Peak Temperature (T _P Target)	240°C Maximum 1 Time / 230°C Maximum 2 Times
Time within 5°C of actual peak (t _p)	10 seconds Maximum 2 Times / 80 seconds Maximum 1 Time
Ramp-down Rate	5°C/second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1

Low Temperature Manual Soldering

185°C Maximum for 10 seconds Maximum, 2 times Maximum.

High Temperature Manual Soldering

260°C Maximum for 5 seconds Maximum, 2 times Maximum.