

## Features

4 Meg x 4 bit CMOS Dynamic

Random Access Memory

- Access Times: 60 and 70ns
- 32ms Refresh Rate (2048 Cycles)
- Low Operating Power Dissipation
- Low Standby Power
- Common I/O
- All Inputs/Outputs TTL Compatible

Package Style

- 24/26 Plastic TSOP


Single +5V ( $\pm 10\%$ ) Supply Operation

## 4 Megabit x 4 Dynamic RAM 5V, Fast Page

EDI's ruggedized plastic 4Mx4 DRAM allows the user to capitalize on the cost advantage of using a plastic component while not sacrificing all of the reliability available in a full military device.

Extended temperature testing is performed with the test patterns developed for use on EDI's fully compliant DRAMs. EDI fully characterizes devices to determine the proper test patterns for testing at temperature extremes. This is critical because the operating characteristics of device change when it is operated beyond the commercial temperature range. Using commercial test methods will not guarantee a device that operates reliably in the field at temperature extremes. Users of EDI's ruggedized plastic benefit from EDI's extensive experience in characterizing DRAMs for use in military systems.

## Pin Configurations




## Pin Names

|                    |                         |
|--------------------|-------------------------|
| A0-A10             | Address Inputs          |
| CAS $\overline{1}$ | Column Address Strobe   |
| RAS $\overline{1}$ | Row Address Strobe      |
| $\overline{W}$     | Write Control Input     |
| $\overline{G}$     | Output Enable           |
| DQ1-DQ4            | Data Inputs/Outputs     |
| VCC                | Power (+5V $\pm 10\%$ ) |
| VSS                | Ground                  |
| NC                 | No Connection           |

## Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •  
**Electronic Designs Europe Ltd.** • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF  
 United Kingdom • 01276 472637 • FAX: 01276 473748  
<http://www.electronic-designs.com>

## Block Diagram



## Absolute Maximum Ratings\*

|                                    |                   |
|------------------------------------|-------------------|
| Voltage on any pin relative to VSS | -1.0V to 7.0V     |
| Operating Temperature TA (Ambient) |                   |
| Industrial                         | -40 °C to +85 °C  |
| Military                           | -55 °C to +125 °C |
| Storage Temperature                | -55 °C to +150 °C |
| Power Dissipation                  | 1 Watt            |
| Output Current                     | 50 mA             |

\*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended DC Operating Conditions

Note 1

| Parameter          | Sym | Min  | Typ | Max | Units |
|--------------------|-----|------|-----|-----|-------|
| Supply Voltage     | VCC | 4.5  | 5.0 | 5.5 | V     |
| Supply Voltage     | VSS | 0    | 0   | 0   | V     |
| Input High Voltage | VIH | 2.4  | --  | 5.5 | V     |
| Input Low Voltage  | VIL | -1.0 | --  | 0.8 | V     |

Notes: 1. All voltage values are with respect to VSS.

## Electrical Characteristics

(VCC = 5.0V ±10%) Note 2.

| Parameter                                                                                      | Sym  | Conditions                                                                                                             | Min | Typ | Max | Units    |
|------------------------------------------------------------------------------------------------|------|------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|----------|
| Average Supply Current from VCC Operating (Notes 3, 4)                                         | ICC1 | RAS <sub>i</sub> , CAS <sub>i</sub> Cycling<br>TRC = TWC = Min, Output Open                                            |     |     | 110 | mA       |
| Supply Current from VCC Standby                                                                | ICC2 | RAS <sub>i</sub> = CAS <sub>i</sub> = VIH, Outputs Open<br>RAS <sub>i</sub> = CAS <sub>i</sub> • VCC-0.2, Outputs Open |     | 2   | 500 | mA<br>μA |
| Average Supply Current from VCC Refreshing (Note 3)                                            | ICC3 | RAS <sub>i</sub> Cycling, CAS <sub>i</sub> = VIH<br>TRC = Min, Outputs Open                                            |     |     | 110 | mA       |
| Average Supply Current from VCC Fast Page Mode (Notes 3, 4)                                    | ICC4 | RAS <sub>i</sub> = VIL, CAS <sub>i</sub> = Cycling<br>TPC = Min, Outputs Open                                          |     |     | 90  | mA       |
| Average Supply Current from VCC CAS <sub>i</sub> before RAS <sub>i</sub> Refresh Mode (Note 3) | ICC6 | CAS <sub>i</sub> before RAS <sub>i</sub> Refresh Cycling<br>TRC = Min Outputs Open                                     |     |     | 110 | mA       |
| Input Current                                                                                  | II   | 0V - VIN - 5.5V<br>All Other Input Pins = 0V                                                                           | -2  |     | 2   | μA       |
| Off-State Output Current                                                                       | IOZ  | Q Floating 0V - VOUT - 5.5V                                                                                            | -10 |     | 10  | μA       |
| Output High Voltage                                                                            | VOH  | IOH = -5mA                                                                                                             | 2.4 |     | VCC | V        |
| Output Low Voltage                                                                             | VOL  | IOL = 4.2mA                                                                                                            | 0   |     | 0.4 | V        |

Notes: 2. Current flowing into an IC is positive, out is negative.

3. ICC1(av), ICC3(av), ICC4(av), and ICC6 are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. ICC1(av), and ICC4(av) are dependent on output loading. Specified values are obtained with the output open.

## EDI444096C-RP

4Megx4 Fast Page DRAM

Ruggedized Plastic

## Capacitance

(f=1.0MHz, VIN=VCC or VSS)

| Parameter                       | Sym        | Test Conditions                  | Min | Typ | Max | Unit |
|---------------------------------|------------|----------------------------------|-----|-----|-----|------|
| Address Input Capacitance       | CA         | VI = VSS                         |     |     | 5   | pF   |
| Input Capacitance (CAS\W, RAS\) | CC, CW, CR | VI = 25mVrms                     |     |     | 7   | pF   |
| Input/Output Capacitance (DQ)   | CQ         | VO = VSS, f = 1MHz, VI = 25mVrms |     |     | 7   | pF   |

## Input Conditions for Each Mode

The EDI444097C provides, in addition to normal Read, Write, and Read-modify-Write operations, a number of other functions, e.g. Fast Page Mode, RAS\only Refresh, and Delayed Write. The input conditions for each are shown below.

ACT = Active  
NAC= Non-active  
DNC= Don't care  
VLD = Valid  
APD = Applied  
OPN = Open

| Operation                | Inputs |      |     |     | Row Address | Column Address | Input/Output |     |
|--------------------------|--------|------|-----|-----|-------------|----------------|--------------|-----|
|                          | RAS\   | CAS\ | W\  | G\  |             |                | D            | Q   |
| Read*                    | ACT    | ACT  | NAC | ACT | APD         | APD            | OPN          | VLD |
| Early Write*             | ACT    | ACT  | ACT | DNC | APD         | APD            | VLD          | OPN |
| Read-Modify-Write*       | ACT    | ACT  | ACT | ACT | APD         | APD            | VLD          | VLD |
| RAS\only Refresh         | ACT    | NAC  | DNC | DNC | APD         | DNC            | DNC          | OPN |
| Hidden Refresh           | ACT    | ACT  | DNC | ACT | APD         | DNC            | OPN          | VLD |
| CAS\ before RAS\ Refresh | ACT    | ACT  | ACT | DNC | DNC         | DNC            | DNC          | OPN |
| Standby                  | NAC    | DNC  | DNC | DNC | DNC         | DNC            | DNC          | OPN |

\*Fast Page Mode Identical

## Switching Characteristics

(VCC=5.0V±10%) Note 5,11,12

| Parameter                               | Sym    | 60ns |     | 70ns |     | Units | Notes |
|-----------------------------------------|--------|------|-----|------|-----|-------|-------|
|                                         |        | Min  | Max | Min  | Max |       |       |
| Access Time from CAS\                   | TCAC   |      | 15  |      | 20  | ns    | 6,7   |
| Access Time from RAS\                   | TRAC   |      | 60  |      | 70  | ns    | 6,8   |
| Column Address Access Time              | TCOA   |      | 30  |      | 35  | ns    | 6     |
| Access Time from CAS\ Precharge         | TCPA   |      | 35  |      | 40  | ns    |       |
| Access Time from G\                     | TOEA   |      | 15  |      | 20  | ns    | 6     |
| Output Low Impedance Time from CAS\ low | TCLZ   | 3    |     | 3    |     | ns    | 9     |
| Output Disable Time after CAS\ High     | TOFF   | 3    | 15  | 3    | 20  | ns    | 10    |
| Output Disable Time after G\ High       | TDISOE | 3    | 15  | 3    | 20  | ns    | 10    |

- Notes: 5. An initial pause of 100µs is required after power-up, followed by any RAS\ only refresh or CAS\ before RAS\ refresh cycles with W\ HIGH before proper device operation is achieved. Note that RAS\ may be cycled during the initial pause. Any RAS\ only refresh or CAS\ before RAS\ refresh cycles with W\ HIGH are required after prolonged periods of RAS\ inactivity before proper device operation.
6. Measured with a load circuit equivalent to 2TTL loads and 100pF.
7. Assumes that TRCD = TRCD (max).
8. Assumes that TRCD = TRCD (max).
9. Guaranteed, but not tested.
10. TOFF (max) defines the time at which the output achieves the high impedance state (IOUT = ±10µA) and is not reference to VOH(min) or VOL(max).

## Timing Requirements

### Read, Write, Read-Modify-Write, Refresh, and Fast Page Mode Cycles

(VCC=5.0V±10%) Note 5,11,12

| Parameter                           | Sym  | 60ns |     | 70ns |     | Unit | Notes |
|-------------------------------------|------|------|-----|------|-----|------|-------|
|                                     |      | Min  | Max | Min  | Max |      |       |
| Refresh Cycle                       | TREF |      | 32  |      | 32  | ms   |       |
| RAS\ Precharge Time                 | TRP  | 40   |     | 50   |     | ns   |       |
| RAS\ to CAS\ Delay Time             | TRCD | 20   |     | 20   |     | ns   | 13    |
| Delay CAS\ High to RAS\ Low         | TCRP | 5    |     | 5    |     | ns   |       |
| CAS\ Precharge Time (Non Page Mode) | TCPN | 10   |     | 10   |     | ns   |       |
| Column Address Delay from RAS\ Low  | TRAD | 15   |     | 15   |     | ns   | 14    |
| Row Address Set Up Time             | TASR | 0    |     | 0    |     | ns   |       |
| Column Address Set Up Time          | TASC | 0    |     | 0    |     | ns   | 15    |
| Row Address Hold Time               | TRAH | 10   |     | 10   |     | ns   |       |
| Column Address Hold Time            | CAH  | 10   |     | 15   |     | ns   |       |
| Transition Time                     | TT   | 3    | 50  | 3    | 50  | ns   | 16    |

- Notes: 11. The timing requirements are assumed TT = 5ns.  
 12. VIH(min) and VIL (max) are reference levels for measuring timing of input signals.  
 13. TRCD(max) is specified as a reference point only. If TRCD is less than TRCD(max), access time is TRAC. If TRCD is greater than TRCD(max), access time is defined as TCAC and TCAA as shown in note 7.  
 14. TRAD(max) is specified as a reference point only. If TRAD + TRAD(max), access time is assumed byTCAA for read cycle.  
 15. TASC(max) is specified as a reference point only of address access time.  
 16. TT is measured between VIH(min) and VIL(max).

## Read and Refresh Cycles

(VCC=5.0V±10%) Note 5,11,12

| Parameter                        | Sym   | 60ns |        | 70ns |         | Unit | Notes |
|----------------------------------|-------|------|--------|------|---------|------|-------|
|                                  |       | Min  | Max    | Min  | Max     |      |       |
| Read Cycle Time                  | TRC   | 110  |        | 130  |         | ns   |       |
| RAS\ Low Pulse Width             | TRAS  | 60   | 10,000 | 70   | 100,000 | ns   |       |
| CAS\ Low Pulse Width             | TCAS  | 15   | 10,000 | 20   | 100,000 | ns   |       |
| CAS\ Hold Time after RAS\ Low    | TCSH  | 60   |        | 70   |         | ns   |       |
| RAS\ Hold Time after CAS\ Low    | TRSH  | 15   |        | 20   |         | ns   |       |
| Read Set Up Time before CAS\ Low | TRCS  | 0    |        | 0    |         | ns   |       |
| Read Hold Time after CAS\ High   | TRCH  | 0    |        | 0    |         | ns   | 17    |
| Read Hold Time after RAS\ High   | TRRH  | 0    |        | 0    |         | ns   | 17    |
| Column Address to RAS\ Setup     | TRAL  | 30   |        | 35   |         | ns   |       |
| Precharge to CAS\ Active         | TRPC  | 0    |        | 0    |         | ns   |       |
| Delay Time, Data to G\ Low       | TDOEL | 0    |        | 0    |         | ns   |       |
| Delay Time, G\ High to Data      | TOEHD | 15   |        | 20   |         | ns   |       |

Note: 17. Either TRCH or TRRH must be satisfied for a Read Cycle

**EDI444096C-RP**  
**4Megx4 Fast Page DRAM**  
**Ruggedized Plastic**

### Write Cycle, Early and Delayed Write

(VCC = 5.0V±10%) Notes 5, 11, 12

| Parameter                        | Sym   | 60ns |        | 70ns |        | Unit | Notes |
|----------------------------------|-------|------|--------|------|--------|------|-------|
|                                  |       | Min  | Max    | Min  | Max    |      |       |
| Write Cycle Time                 | TWC   | 110  |        | 130  |        | ns   |       |
| RAS\ Low Pulse Width             | TRAS  | 60   | 10,000 | 70   | 10,000 | ns   |       |
| CAS\ Low Pulse Width             | TCAS  | 15   | 10,000 | 20   | 10,000 | ns   |       |
| CAS\ Hold Time after RAS\ Low    | TCSH  | 60   |        | 70   |        | ns   |       |
| RAS\ Hold Time after CAS\ Low    | TRSH  | 15   |        | 20   |        | ns   |       |
| Write Setup Time before CAS\ Low | TWCS  | 0    |        | 0    |        | ns   | 18    |
| Write Hold Time after CAS\ Low   | TWCH  | 10   |        | 15   |        | ns   |       |
| CAS\ Hold Time after Write Low   | TCWL  | 15   |        | 20   |        | ns   |       |
| RAS\ Hold Time after Write Low   | TRWL  | 15   |        | 20   |        | ns   |       |
| Write Pulse Width                | TWP   | 10   |        | 15   |        | ns   |       |
| Data Set up Time                 | TDS   | 0    |        | 0    |        | ns   | 18    |
| Data Hold Time after CAS\ Low    | TDH   | 10   |        | 15   |        | ns   | 18    |
| Delay Time, G\ High to Data      | TOEHD | 15   |        | 20   |        | ns   |       |
| G\ Hold Time after Write Low     | THWOE | 15   |        | 20   |        | ns   |       |

### Read-Write and Read-Modify - Write Cycles

(VCC = 5.0V±10%)

| Parameter                       | Sym    | 60ns |        | 70ns |        | Unit | Notes |
|---------------------------------|--------|------|--------|------|--------|------|-------|
|                                 |        | Min  | Max    | Min  | Max    |      |       |
| Read-Modify-Write Cycle Time    | TRWC   | 155  |        | 205  |        | ns   |       |
| RAS\ Low Pulse Width            | TRASRW | 60   | 10,000 | 80   | 10,000 | ns   |       |
| CAS\ Low Pulse Width            | TCASRW | 15   | 10,000 | 20   | 10,000 | ns   |       |
| CAS\ Hold Time after RAS\ Low   | TCSHRW | 60   |        | 80   |        | ns   |       |
| RAS\ Hold Time after CAS\ Low   | TRSHRW | 15   |        | 20   |        | ns   |       |
| Read Setup time before CAS\ Low | TRCS   | 0    |        | 0    |        | ns   |       |
| CAS\ Low to W\ Low Delay        | TCWD   | 40   |        | 50   |        | ns   | 18    |
| RAS\ Low to W\ Low Delay        | TRWD   | 85   |        | 110  |        | ns   | 18    |
| CAS\ Hold after W\ Low          | TCWL   | 15   |        | 20   |        | ns   |       |
| RAS\ Hold after W\ Low          | TRWL   | 15   |        | 20   |        | ns   |       |
| Write Pulse Width               | TWP    | 10   |        | 15   |        | ns   |       |
| Data Set up Time                | TDS    | 0    |        | 0    |        | ns   |       |
| Data Hold Time after W\ Low     | TDH    | 10   |        | 15   |        | ns   |       |
| Address to W\ Low Delay         | TAWD   | 55   |        | 70   |        | ns   | 18    |
| Delay Time, G\ High to Data     | TOEHD  | 15   |        | 20   |        | ns   |       |
| G\ Hold Time after Write Low    | THWOE  | 15   |        | 20   |        | ns   |       |

Notes: 18. TWCS, TRWD, TCWD, and TAWD do not define the limits of operation, but are included as electrical characteristics only.

When TWCS • TWCS(min), an early write cycle is performed, and the data output keeps the high-impedance state. When TRWD • TRWD(min), TCWD • TCWD(min) and TAWD • TAWD(min), a read write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above conditions is satisfied, the condition of Q (at the access time and until CAS\ goes back to VIH) is indeterminate.

## Fast Page Mode Cycle Read, Early Write, Read-Write, Read-Modify-Write Cycle

(VCC = 5.0V±10%) Notes 5,11,12

| Parameter                                    | Sym   | 60ns |         | 70ns |         | Unit | Notes |
|----------------------------------------------|-------|------|---------|------|---------|------|-------|
|                                              |       | Min  | Max     | Min  | Max     |      |       |
| Fast Page Mode Cycle Time                    | TPC   | 35   |         | 40   |         | ns   |       |
| Fast Page Mode for<br>RW, R/MW Cycle Time    | TPRWC | 85   |         | 95   |         | ns   |       |
| RAS Low Pulse Width for<br>Read, Write Cycle | TRASP | 60   | 125,000 | 70   | 125,000 | ns   |       |
| CAS Low Pulse Width for<br>Read Cycle        | TCAS  | 15   | 10,000  | 20   | 10,000  | ns   |       |
| CAS Pulse Width (Page Mode)                  | TCP   | 10   |         | 20   |         | ns   |       |
| RAS Hold Time after CAS Low                  | TRSH  | 15   |         | 20   |         | ns   |       |


## CAS before RAS Refresh Cycle

(VCC = 5.0V±10%) Notes 5,11,12

| Parameter                            | Sym  | 60ns |     | 70ns |     | Unit | Notes |
|--------------------------------------|------|------|-----|------|-----|------|-------|
|                                      |      | Min  | Max | Min  | Max |      |       |
| CAS Setup for CAS before RAS Refresh | TCSR | 5    |     | 5    |     | ns   | 19    |
| CAS Hold for CAS before RAS Refresh  | TCHR | 10   |     | 15   |     | ns   | 19    |
| Precharge to CAS Active              | TRPC | 0    |     | 0    |     | ns   | 19    |
| Write Set Up                         | TWRP | 10   |     | 10   |     | ns   | 19    |
| Write Hold                           | TWRH | 10   |     | 10   |     | ns   | 19    |


Note: 19. Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

## Read Cycle




**EDI444096C-RP**  
4Megx4 Fast Page DRAM  
Ruggedized Plastic


**Write Cycle, Early Write**




**Read-Write, Read-Modify-Write and Delayed Write Cycle**



### *CAS before RAS Refresh Cycle*




### *RAS-only Refresh Cycle*




Note: 20. W= Don't Care

**EDI444096C-RP**  
4Megx4 Fast Page DRAM  
Ruggedized Plastic


### Hidden Refresh Cycle




### Fast-Page-Mode, Read Cycle



### Fast-Page-Mode, Early Write Cycle



### Fast-Page-Mode, Read-Write, Read-Modify-Write Cycle



**EDI444096C-RP**  
4Megx4 Fast Page DRAM  
Ruggedized Plastic

**EDI444096C-RP**  
**4Megx4 Fast Page DRAM**  
**Ruggedized Plastic**

**Ordering Information**

**Military (-55 °C to +125 °C)**

| Part No.       | Speed<br>(ns) | Package<br>No. |
|----------------|---------------|----------------|
| EDI444096C60SM | 60            | 403            |
| EDI444096C70SM | 70            | 403            |


**Commercial (-40 °C to +85 °C)**

| Part No.       | Speed<br>(ns) | Package<br>No. |
|----------------|---------------|----------------|
| EDI444096C60SI | 60            | 403            |
| EDI444096C70SI | 70            | 403            |

**Package Description**

**Package No. 403**

**24/26 Plastic TSOP (300 mil)**



**Electronic Designs Incorporated**

• One Research Drive • Westborough, MA 01581USA • 508-366-5151 • FAX 508-836-4850 •  
**Electronic Designs Europe Ltd.** • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF  
 United Kingdom • 01276 472637 • FAX: 01276 473748

<http://www.electronic-designs.com>

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301