# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. 

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

## HD74CBTS16212A

## 24-bit FET Bus-Exchange Switches <br> with Schottky diode clamping

Renesas
ADE-205-680 (Z)
Preliminary
Rev. 0
Feb. 2002

## Description

The HD74CBTS16212A devices provide 24-bits of high speed TTL-compatible bus switching or exchanging. The low on state resistance of the switch allows connections to be made with minimal propagation delay. Each device operates as a 24 -bit bus switch or a 12 -bit bus exchanger that provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

## Features

- Minimal propagation delay through the switch.
- $5 \Omega$ switch connection between two ports.
- TTL-compatible input levels.
- Ultra low quiescent power.
-Ideally suited for notebook applications.
- Package type

Product code example: HD74CBTS16212ATEL

| Package type | Package code | Package suffix | Taping code |
| :--- | :--- | :--- | :--- |
| TSSOP-56pin | TTP-56DAV | T | EL(1,000pcs / Reel) |

## Function Table

| Inputs | Inputs / Outputs |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| S2 | S1 | S0 | A1 | A2 | Function |
| L | L | L | Z | Z | Disconnect |
| L | L | H | B1 port | Z | A1 port $=$ B1 port |
| L | H | L | B2 port | Z | A1 port $=$ B2 port |
| L | H | H | Z | B1 port | A2 port $=$ B1 port |
| H | L | L | Z | B2 port | A2 port $=$ B2 port |
| H | L | H | Z | Z | Disconnect |
| H | H | L | B1 port | B2 port | A1 port $=$ B1 port |
|  |  | H |  |  |  |
| H |  |  |  | B2 port | B1 port |
|  |  |  |  | A1 port $=$ B2 port |  |
|  |  |  |  |  |  |

H: High level
L: Low level
Z: High impedance

Pin Arrangement


## HD74CBTS16212A

Absolute Maximum Ratings

| Item | Symbol | Ratings | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V}_{\text {c }}$ | -0.5 to 7.0 | V |  |
| Input voltage range ${ }^{\text {a }}$ | $V_{1}$ | -0.5 to 7.0 | V |  |
| Input clamp current | $\mathrm{I}_{\text {K }}$ | -50 | mA | $V_{1}<0$ |
| Continuous output current | 1. | 128 | mA | $\mathrm{V}_{\mathrm{o}}=0$ to $\mathrm{V}_{\mathrm{cc}}$ |
| Continuous current through $V_{c c}$ or GND | $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\text {GND }}$ | $\pm 100$ | mA |  |
| Maximum power dissipation at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (in still air) ${ }^{2}$ | $\mathrm{P}_{\mathrm{T}}$ | 1.32 | W |  |
| Storage temperature | Tstg | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: $\quad$ The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation was calculated using a junction temperature of $150^{\circ} \mathrm{C}$.

## Recommended Operating Conditions

| Item | Symbol | Min | Max | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $\mathrm{V}_{\mathrm{cc}}$ | 4.0 | 5.5 | V |  |
| Input voltage range | $\mathrm{V}_{1}$ | 0 | 5.5 | V |  |
| Output voltage range | $\mathrm{V}_{\mathrm{v}}$ | 0 | 5.5 | V |  |
| Input transition rise or fall rate | $\Delta \mathrm{t} / \Delta \mathrm{v}$ | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ | $\mathrm{V}_{\mathrm{cc}}=4.5$ to 5.5 V |
| Operating free-air temperature | Ta | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Note: Unused or floating inputs must be held high or low.

Block Diagram


## HD74CBTS16212A

## DC Electrical Characteristics

$\left(\mathrm{Ta}=-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$

| Item | Symbol | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Min | Typ ${ }^{1}$ | Max | Unit | Test conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clamp diode voltage | $\mathrm{V}_{\mathrm{IK}}$ | 4.5 | - | - | -1.2 | V | $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |
| Input voltage | $\mathrm{V}_{\text {IH }}$ | 4.0 to 5.5 | 2.0 | - | - | V |  |
|  | $\mathrm{V}_{\text {LI }}$ | 4.0 to 5.5 | - | - | 0.8 |  |  |
| On-state switch resistance ${ }^{2}$ | $\mathrm{R}_{\text {on }}$ | 4.0 | - | 14 | 20 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA} \\ & \text { Typ at } \mathrm{V}_{\mathrm{cC}}=4.0 \mathrm{~V} \end{aligned}$ |
|  |  | 4.5 | - | 4 | 7 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{IN}}=64 \mathrm{~mA} \end{aligned}$ |
|  |  | 4.5 | - | 4 | 7 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{IN}}=30 \mathrm{~mA} \end{aligned}$ |
|  |  | 4.5 | - | 6 | 12 |  | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathbb{N}}=15 \mathrm{~mA} \end{aligned}$ |
| Input current | $\mathrm{I}_{\text {IN }}$ | 0 to 5.5 | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \text { or GND }$ <br> control inputs |
| Off-state leakage current | $\mathrm{I}_{\text {oz }}$ | 5.5 | -1.0 | - | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\overline{\mathrm{O}}}=\mathrm{GND}$ <br> A or B |
|  |  | 5.5 | - | - | 20 |  | $\begin{aligned} & \mathrm{V}_{\overline{0}}=5.5 \mathrm{~V} \\ & \mathrm{~A} \text { or } \mathrm{B} \end{aligned}$ |
| Quiescent supply current | $\mathrm{I}_{\mathrm{cc}}$ | 5.5 | - | - | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{cc}} \text { or GND, } \\ & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \end{aligned}$ |
| Increase in $\mathrm{I}_{\mathrm{cc}}$ per input ${ }^{43}$ | $\Delta l_{\text {cc }}$ | 5.5 | - | - | 2.5 | mA | One input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{cc}}$ or GND |

Notes: For condition shown as Min or Max use the appropriate values under recommended operating conditions.

1. All typical values are at $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ (unless otherwise noted), $\mathrm{Ta}=25^{\circ} \mathrm{C}$.
2. Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower voltage of the two (A or B) terminals.
3. This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{cc}}$ or GND.

## Capacitance

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | $\mathbf{V}_{\mathrm{cc}}(\mathbf{V})$ | Min | Typ | Max | Unit | Test conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Control input <br> capacitance | $\mathrm{C}_{\mathbb{N}}$ | 5.0 | - | 5 | - | pF | $\mathrm{V}_{\mathbb{I N}}=0$ or 3 V |
| Input / output <br> capacitance | $\mathrm{C}_{\text {IO (OFF) }}$ | 5.0 | - | 11 | - | pF | $\mathrm{V}_{\circ}=0$ or 3 V <br> $\mathrm{SO}, \mathrm{S} 1$, or $\mathrm{S} 2=\mathrm{V}_{\mathrm{cC}}$ |

Note: This parameter is determined by device characterization is not production tested.

## Switching Characteristics

$\left(\mathrm{Ta}=-40\right.$ to $\left.85^{\circ} \mathrm{C}\right)$

- $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$

| Item | Symbol | Min | Max | Unit | Test conditions | FROM (Input) | TO (Output) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation delay time ${ }^{1}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | - | 0.35 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | A or B | B or A |
| Propagation delay time | $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | - | 10.0 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | S | A or B |
| Enable time | $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{zz}} \end{aligned}$ | - | 10.4 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | S | A or B |
| Disable time | $\begin{aligned} & \mathrm{t}_{\mathrm{Hz}} \\ & \mathrm{t}_{\mathrm{Lz}} \end{aligned}$ | - | 9.2 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \hline \end{aligned}$ | S | A or B |

- $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$

| Item | Symbol | Min | Max | Unit | Test conditions | FROM (Input) | TO (Output) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation delay time ${ }^{\text {" }}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | - | 0.25 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | A or B | B or A |
| Propagation delay time | $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | 1.5 | 9.1 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | S | A or B |
| Enable time | $\begin{aligned} & \mathrm{t}_{\mathrm{zH}} \\ & \mathrm{t}_{\mathrm{zL}} \end{aligned}$ | 1.5 | 9.7 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | S | A or B |
| Disable time | $\begin{aligned} & \mathrm{t}_{\mathrm{Hz}} \\ & \mathrm{t}_{\mathrm{Lz}} \end{aligned}$ | 1.5 | 8.8 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | S | A or B |

Note: 1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

## Test Circuit



Note: 1. $C_{L}$ includes probe and jig capacitance.

## Waveforms - 1



## Waveforms - 2



Notes: 1. All input pulses are supplied by generators having the following characteristics : $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
2. Waveform - A is for an output with internal conditions such that the output is low except when disabled by the output control.
3. Waveform - B is for an output with internal conditions such that the output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.

## Package Dimensions



## Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## Sales Offices

## HITACHI <br> Hitachi, Ltd.

Semiconductor \& Integrated Circuits
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: (03) 3270-2111 Fax: (03) 3270-5109
URL http://www.hitachisemiconductor.com/

## For further information write to:



