

TLI5012

GMR-Based Angular Sensor
for Rotary Switches

Target
Data Sheet

v 0.41

Sensors



Never stop thinking

Edition 2009-03

Published by
Infineon Technologies AG
81726 München, Germany

© 2008 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TLI5012 GMR-Based Angular Sensor

Revision History: 2009-03, V 0.41

Previous Version: V0.4

Page	Subjects (major changes since last revision)
general	Correction of typing errors
gerneral	Name of product type changed
7	Marking and Ordering Code added
12	Figure 4 updated
14	Figure 5 and figure 6 updated
15	Magnetic Induction reduced in Table 3; Storage Temperature reduced in Table 2; Note added
16	Calculation of the Junction Temperature added
18	Figure 7 updated
19	Angle Delay Time with Prediction in Table 7 added; Figure 8 updated
20	Figure 9 and Figure 10 updated
42	Table 14, Thermal resistance added

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

sensors@infineon.com



1	Product Description	7
1.1	Overview	7
1.2	Features	8
1.3	Application Example	8
2	Functional Description	9
2.1	General	9
2.2	Pin Configuration	11
2.3	Pin Description	11
2.4	Block Diagram	12
2.5	Functional Block Description	12
2.5.1	Internal Power Supply	12
2.5.2	Oscillator and PLL	12
2.5.3	SD-ADC	12
2.5.4	Digital Signal Processing Unit	13
2.5.5	Interfaces	13
3	Specification	14
3.1	Application Circuit	14
3.2	Absolute Maximum Ratings	15
3.3	Operating Range	15
3.4	Characteristics	17
3.4.1	Electrical Parameters	17
3.4.2	ESD Protection	17
3.4.3	Angle Performance	18
3.4.4	Signal Processing	18
3.5	Interfaces	20
3.5.1	Synchronous Serial Communication (SSC) Interface	20
3.5.1.1	SSC Timing Definition	21
3.5.1.2	SSC Data Transfer	22
3.5.1.3	Registers Chapter	25
3.5.1.3.1	TLI5012 Register	26
3.5.2	Pulse Width Modulation Interface	40
4	Package Information	42
4.1	Package Parameters	42
4.2	Package Outline	42
4.3	Footprint	43
4.4	Packing	43
4.5	Marking	43

Figure 1	Sensitive Bridges of the GMR Sensor	9
Figure 2	Ideal Output of the GMR Sensor Bridges	10
Figure 3	Pin Configuration (Top View)	11
Figure 4	TLI5012 Block Diagram	12
Figure 5	Application Circuit for TLI5012 with SSC and PWM Interface (using internal CLK).....	14
Figure 6	Application Circuit for TLI5012 with only PWM Interface (using internal CLK).....	14
Figure 7	TLI5012 Signal path	18
Figure 8	Delay of Sensor Output	19
Figure 9	SSC Configuration in Sensor-Slave Mode with Push-Pull Outputs (High Speed Application)....	20
Figure 10	SSC Configuration in Sensor-Slave Mode and Open Drain (Safe Bus Systems)	20
Figure 11	SSC Timing.	21
Figure 12	SSC Data Transfer (Data Read Example).....	22
Figure 13	SSC Data Transfer (Data Write Example).....	22
Figure 14	SSC Bit Ordering (Read Example).....	24
Figure 15	Fast CRC Polynomial Division Circuit.	24
Figure 16	Typical Example for a PWM Signal	41
Figure 17	PG-DSO-8 Package Dimension	42
Figure 18	Footprint PG-DSO-8	43
Figure 19	Tape and Reel	43

Table 1	Pin Description	11
Table 2	Absolute Maximum Ratings	15
Table 3	Operating Range	15
Table 4	Electrical Parameters	17
Table 5	ESD Protection	17
Table 6	Angle Performance	18
Table 7	Signal Processing	18
Table 8	SSC Push-Pull Timing Specification	21
Table 9	SSC Open Drain Timing Specification	21
Table 10	Structure of the Command Word	23
Table 11	Structure of the Safety Word	23
Table 12	Registers Overview	25
Table 13	PWM Interface	41
Table 14	Package Parameters	42

1 Product Description

1.1 Overview


The TLI5012 is a 360° angle sensor that detects the orientation of a magnetic field. This is achieved by measuring sine and cosine angle components with monolithic integrated **Giant Magneto Resistance (iGMR)** elements.

An angle error smaller than 5° will be achieved over temperature.

Data communications are accomplished with a bi-directional SSC Interface that is SPI compatible.

The absolute angle value and other values are transmitted via SSC or via a Pulse-Width-Modulation (PWM) Protocol. Also the sine and cosine raw values can be read out. These raw signals are digitally processed internally to calculate the angle orientation of the magnetic field (magnet).

The TLI5012 is a precalibrated sensor. The calibration parameters are stored in laser fuses. At start-up the values of the fuses are written into Flip-Flops, where these values can be changed by the application specific parameters.



Product Type	Marking	Ordering Code	Package
TLI5012	I5012	SP000634318	PG-DSO-8

1.2 Features

- Giant Magneto Resistance (GMR)-based principle
- Integrated magnetic field sensing for angle measurement
- Full calibrated 0 - 360° angle measurement with revolution counter and angle speed measurement
- Two separate highly accurate single bit SD-ADC
- 15 bit representation of absolute angle value on the output (resolution of 0.01°)
- Bi-directional SSC Interface up to 8Mbit/s
- Interfaces: SSC, PWM
- 0.25 µm CMOS technology
- Temperature range: -40°C to 125°C (Junction Temperature)
- ESD > 2kV (HBM)
- Green package with lead-free (Pb-free) plating

1.3 Application Example

The TLI5012 GMR-Based Angular Sensor is designed for angular position sensing in industrial applications, such as:

- Rotary Switch
- General Angular Sensing

2 Functional Description

2.1 General

The GMR sensor is implemented using vertical integration. This means that the GMR sensitive areas are integrated above the logic portion of the TLI5012 device. These GMR elements change their resistance depending on the direction of the magnetic field.

Four individual GMR elements are connected to one Wheatstone Sensor Bridge. These GMR elements sense one of two components of the applied magnetic field:

- X component, V_x (cosine) or the
- Y component, V_y (sine)

The advantage of a full-bridge structure is that the amplitude of the GMR signal is doubled and temperature effects cancel out each other.




Figure 1 Sensitive Bridges of the GMR Sensor

Note: In [Figure 1](#), the arrows in the resistors symbolize the direction of the Reference Layer, which is used for the further explanation.

The output signal of each bridge is only unambiguous over 180° between two maxima. Therefore two bridges are orientated orthogonally to each other to measure 360° .

With the trigonometric function ARCTAN, the true 360° angle value can be calculated which is represented by the relation of X and Y signals.

Because only the relative values influence the result, the absolute size of the two signals is of minor importance. Therefore, most influences to the amplitudes are compensated.




Figure 2 Ideal Output of the GMR Sensor Bridges

2.2 Pin Configuration




Figure 3 Pin Configuration (Top View)

2.3 Pin Description

Table 1 Pin Description

Pin No.	Symbol	In/Out	Function
1	CLK	I	External Clock (must be connected to GND for PWM output)
2	SCK	I	SSC Clock
3	CSQ	I	SSC Chip Select
4	DATA	I/O	SSC Data
5	IFA PWM	O	Interface A: PWM
6	V _{DD}	-	Supply Voltage
7	GND	-	Ground
8	IFB	O	Interface B: could be remain open or connected via resistor to GND

2.4 Block Diagram




Figure 4 TLI5012 Block Diagram

2.5 Functional Block Description

2.5.1 Internal Power Supply

The internal stages of the TLI5012 are supplied with different voltage regulators.

- GMR Voltage Regulator VRG
- Analog Voltage Regulator VRA
- Digital Voltage Regulator VRD (derived from VRA)

These regulators are directly connected to the supply voltage V_{DD} .

2.5.2 Oscillator and PLL

The internal frequency oscillator feeds the Phase Locked Loop (PLL). Also the external clock (CLK) can be used therefore.

2.5.3 SD-ADC

The SD-ADCs transform the analog GMR-voltages and temperature-voltage into the digital domain.

2.5.4 Digital Signal Processing Unit

The Digital Signal Processing Unit (DSPU) contains the:

- **Capture Compare Unit (CCU)**, which is used to generate the PWM signal
- **COordinate Rotation Digital Computer (CORDIC)**, which contains the trigonometric function for angle calculation
- Fuses, which contain the calibration parameters

2.5.5 Interfaces

Different Interfaces can be selected:

- SSC Interface
- PWM

3 Specification

3.1 Application Circuit

The application circuit in **Figure 5** and **Figure 6** show the different communication possibilities of TLI5012.




Figure 5 Application Circuit for TLI5012 with SSC and PWM Interface (using internal CLK)

Figure 5 shows a basic block-diagram of the TLI5012 with PWM- Interface. This interface is selectable by connecting CLK to GND. Additionally to the PWM the SSC Interface could be used. Within the SSC- Interface the PWM mode is selectable between Push-Pull and Open Drain.




Figure 6 Application Circuit for TLI5012 with only PWM Interface (using internal CLK)

3.2 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Voltage on V_{DD} pin respect to ground (V_{SS})	V_{DD}	-0.5	-	6.5	V	max 40 h/Lifetime
Voltage on any pin respect to ground (V_{SS})	V_{IN}	-0.5	-	6.5	V	additionally $V_{DD} + 0.5$ V may not be exceeded
Junction Temperature	T_J	-40	-	125	$^{\circ}\text{C}$	
		-	-	125	$^{\circ}\text{C}$	for 3000h not additive
Magnetic Field Induction	B	-	-	125	mT	max. 5 min @ $t_A = 25^{\circ}\text{C}$
		-	-	100		max. 5 h @ $t_A = 25^{\circ}\text{C}$
Storage Temperature	T_{ST}	-40	-	125	$^{\circ}\text{C}$	

Attention: Stresses above the max. values listed here may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the device.

3.3 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the TLE5012.

All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Table 3 Operating Range

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply Voltage	V_{DD}	3.0	5.0	5.5	V	¹⁾
Output Current (DATA-Pad)	I_Q	-	-	-25	mA	PAD_DRV ='0x', sink current ²⁾
		-	-	-5		PAD_DRV ='10', sink current ²⁾
		-	-	-0.4		PAD_DRV ='11', sink current ²⁾
Output Current (IFA / IFB-Pad)	I_Q	-	-	-15	mA	PAD_DRV ='0x', sink current ²⁾
		-	-	-5		PAD_DRV ='1x', sink current ²⁾
Input Voltage	V_{IN}	-0.3	-	5.5	V	$V_{DD} + 0.3$ V may not be exceeded
Magnetic Induction	B_{XY}	30	-	50	mT	in X/Y direction ³⁾
Angle Range	Ang	0	-	360	$^{\circ}$	

1) Directly blocked with 100nF ceramic capacitor

2) Max. current to GND over Open Drain Output

3) Values refer to an homogenous magnetic field (B_{XY}) without vertical magnetic induction ($B_Z = 0$ mT).

Note: The thermal resistances listed in Table 14 "Package Parameters" on Page 42 must be used to calculate the corresponding ambient temperature. Table 3 is valid for $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$.

Calculation of the Junction Temperature

The total power dissipation P_{TOT} of the chip increases its temperature above the ambient temperature.

The power multiplied by the total thermal resistance R_{thJA} (Junction to Ambient) leads to the final junction temperature. R_{thJA} is the sum of the addition of the values of the two components *Junction to Case* and *Case to Ambient*.

$$R_{thJA} = R_{thJC} + R_{thCA} \quad (1)$$

$$T_J = T_A + \Delta T$$

$$\Delta T = R_{thJA} \times P_{TOT} = R_{thJA} \times (V_{DD} \times I_{DD} + V_{OUT} \times I_{OUT}) \quad (\text{if } I_{DD}, I_{OUT} > 0, \text{ if direction is into IC})$$

Example (assuming no load on V_{out}):

$$V_{DD} = 5V \quad (2)$$

$$I_{DD} = 12mA$$

$$\Delta T = 150 \left[\frac{K}{W} \right] \times 5[V] \times 0.012[A] + 0[VA] = 9K$$

For moulded sensors, the calculation with R_{thJC} is more adequate.

3.4 Characteristics

3.4.1 Electrical Parameters

The indicated electrical parameters apply to the full operating range, unless otherwise specified. The typical values correspond to a supply voltage $V_{DD} = 5.0$ V and $25^\circ C$, unless individually specified. All other values correspond to $-40^\circ C < T_J < 125^\circ C$.

Table 4 Electrical Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply Current	I_{DD}	-	12	13	mA	
POR Level	V_{POR}	2.0	-	2.9	V	Power On Reset
POR Hysteresis	V_{PORhy}	-	30	-	mV	
Power On Time	t_{Pon}	-	4	5	ms	$V_{DD} > V_{DDmin}$ ¹⁾
Input Signal Low Level	V_L	-	-	$0.3 V_{DD}$	V	
Input Signal High Level	V_H	$0.7 V_{DD}$	-	-	V	
Pull-Up Current	I_{PU}	-10	-	-225	μA	CSQ
		-10	-	-150		DATA
Pull-Down Current	I_{PD}	10	-	225	μA	SCK
		10	-	150	μA	CLK, IFA, IFB
Output Signal Low Level	V_{OL}	-	-	1	V	DATA; $I_Q = -25$ mA (PAD_DRV='0x'), $I_Q = -5$ mA (PAD_DRV='10'), $I_Q = -0.4$ mA (PAD_DRV='11')
		-	-	1		IFA,IFB; $I_Q = -15$ mA (PAD_DRV='0x'), $I_Q = -5$ mA (PAD_DRV='1x')

1) Within "Power On Time" write access is not permitted

3.4.2 ESD Protection

Table 5 ESD Protection

Parameter	Symbol	Values		Unit	Notes
		min.	max.		
ESD Voltage	V_{HBM}	-	± 2.0	kV	Human Body Model ¹⁾
	V_{SDM}	-	± 0.5	kV	Socketed Device Model ²⁾

1) Human Body Model (HBM) according to: JEDEC EIA/JESD22-A114-B

2) Socketed Device Model (SDM) according to: ESD ASS.STD.DS5.3-93

3.4.3 Angle Performance

After internal calculation the sensor has a remaining error, as shown in [Table 6](#). The error value refers to $B_Z = 0\text{mT}$ and the operating conditions given in [Table 3 “Operating Range” on Page 15](#).

The overall angle error represents the relative angle error. This error describes the deviation to the reference line after zero angle definition.

Table 6 Angle Performance

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Overall Angle Error	α_{Err}	-	0.7 ¹⁾	5.0	°	including temperature drift ²⁾³⁾

1) At 25°C, $B = 30\text{ mT}$

2) Including hysteresis error, caused by revolution direction change.

3) With magnetic setup in chip production (Fused Calibration Parameters); Relative error after zero angle definition.

3.4.4 Signal Processing

The signal path of the TLI5012 is depicted in [Figure 7](#). It consists of the GMR-bridge, ADC, filter and angle calculation. Depending on the filter configuration a different total delay time is achieved. Additional to this delay time, the delay time of the interface has to be considered. The delay time leads to an additional angle error at higher speeds. With enabling the prediction, the signal delay time will be reduced ([Figure 8](#)).




Figure 7 TLI5012 Signal path

At FIR_MD = 0 only raw values can be read out, due to the more time consuming angle calculation.

Table 7 Signal Processing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Update Rate at Interface	t_{upd}	-	21.3	-	μs	FIR_MD = 0 (only raw values) ¹⁾²⁾
		-	42.7	-		FIR_MD = 1 ¹⁾²⁾
		-	85.3	-		FIR_MD = 2 (default) ¹⁾²⁾
		-	170.6	-		FIR_MD = 3 ¹⁾²⁾

Table 7 Signal Processing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Angle Delay Time ³⁾	t_{del}	-	60	70	μs	FIR_MD = 1 ¹⁾²⁾
		-	80	95		FIR_MD = 2 ¹⁾²⁾
		-	120	140		FIR_MD = 3 ¹⁾²⁾
Angle Delay Time with Prediction ³⁾	t_{del}	-	20	30	μs	FIR_MD = 1; PREDICT = 1 1)2)
		-	5	20		FIR_MD = 2; PREDICT = 1 1)2)
		-	-40	-20		FIR_MD = 3; PREDICT = 1 1)2)
Angle Noise	N_{Angle}	-	0.11	-	°	FIR_MD = 0, (1 Sigma) ²⁾
		-	0.08	-		FIR_MD = 1, (1 Sigma) ²⁾
		-	0.05	-		FIR_MD = 2, (1 Sigma) ²⁾ (default)
		-	0.04	-		FIR_MD = 3, (1 Sigma) ²⁾

1) depends on internal oscillator frequency variation

2) guaranteed by laboratory characterization

3) valid at constant rotation speed




Figure 8 Delay of Sensor Output

3.5 Interfaces

3.5.1 Synchronous Serial Communication (SSC) Interface

The 3-pin SSC Interface has a bi-directional push-pull data line, serial clock signal and chip select. The SSC Interface is designed to communicate with a microcontroller peer to peer for fast applications.




Figure 9 SSC Configuration in Sensor-Slave Mode with Push-Pull Outputs (High Speed Application)

Another possibility is a 3-pin SSC Interface with bidirectional open-drain data line, serial clock signal and chip select. This setup is designed to communicate with a microcontroller in a bus system, together with other SSC slaves (e.g. two TLI5012 for redundancy reasons). This mode can be activated using bit SSC_OD.




Figure 10 SSC Configuration in Sensor-Slave Mode and Open Drain (Safe Bus Systems)

3.5.1.1 SSC Timing Definition




Figure 11 SSC Timing

SSC Inactive Time (CS_{off})

The SSC inactive time defines the delay time after a transfer before the TLE5012 can be selected again.

Table 8 SSC Push-Pull Timing Specification

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SSC Baud Rate	f_{ssc}	-	8.0	-	Mbit/s	
CSQ Setup Time	t_{CSS}	105	-	-	ns	
CSQ Hold Time	t_{CSH}	105	-	-	ns	
CSQ off	t_{CSoff}	600	-	-	ns	SSC inactive time
SCK Period	t_{SCKp}	120	125	-	ns	
SCK High	t_{SCKh}	40	-	-	ns	
SCK Low	t_{SCKl}	30	-	-	ns	
DATA Setup Time	t_{DATAs}	25	-	-	ns	
DATA Hold Time	t_{DATAh}	40	-	-	ns	
Write Read Delay	t_{wr_delay}	130	-	-	ns	

Table 9 SSC Open Drain Timing Specification

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SSC Baud Rate	f_{ssc}	-	2.0	-	Mbit/s	Pull-up Resistor = 1kΩ
CSQ Setup Time	t_{CSS}	300	-	-	ns	
CSQ Hold Time	t_{CSH}	400	-	-	ns	
CSQ off	t_{CSoff}	600	-	-	ns	SSC inactive time
SCK Period	t_{SCKp}	500	-	-	ns	
SCK High	t_{SCKh}	-	190	-	ns	

Table 9 SSC Open Drain Timing Specification (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCK Low	t_{SCKI}	-	190	-	ns	
DATA Setup Time	t_{DATAs}	25	-	-	ns	
DATA Hold Time	t_{DATAh}	40	-	-	ns	
Write Read Delay	t_{wr_delay}	130	-	-	ns	

3.5.1.2 SSC Data Transfer

The SSC data transfer is word aligned. The following transfer words are possible:

- Command word (to access and change operating modes of the TLI5012)
- Data words (any data transferred in any direction)
- Safety word (confirms the data transfer and provide status information)




Figure 12 SSC Data Transfer (Data Read Example)




Figure 13 SSC Data Transfer (Data Write Example)

Command Word

The TLI5012 is controlled by a command word. It is sent first at every data transmission.

Table 10 Structure of the Command Word

Name	Bits	Description
RW	[15]	Read - Write 0:Write 1:Read
Lock	[14..11]	4 bit Lock Value 0x00: Default Operating Access 0x02: Config- Access
UPD	[10]	Update-Register Access 0: Access to current values 1: Access to updated values
ADDR	[9..4]	6 bit Address
ND	[3..0]	4 bit Number of Data-Words

Safety Word

The safety word contains following bits:

Table 11 Structure of the Safety Word

Name	Bits	Description
STAT		Chip and Interface Status
	[15]	Indication of Chip-Reset (resets after readout) via SSC 0: No reset 1: Reset occurred Reset: 0 _B
	[14]	System Error (e.g. Overvoltage; Undervoltage; V _{DD} -, GND- off; ROM;...) 0: No error 1: Error occurred (S_VR; S_DSPU; S_OV; S_XYOL; S_MAGOL; S_ADCM)
	[13]	Interface Access Error (access to wrong address; wrong lock) 0: No error 1: Error occurred
	[12]	Valid Angle Value (no system error; no interface error; NO_GMR_A = '0'; NO_GMR_XY='0') 0: Angle value valid 1: Angle value invalid
RESP	[11..8]	Sensor Number Response Indicator The sensor no. bit is pulled low and the other bits are high.
CRC	[7..0]	Cyclic Redundancy Check (CRC)

Data Communication via SSC




Figure 14 SSC Bit Ordering (Read Example)

The data communication via SSC interface has the following characteristic:

- The data transmission order is “Most Significant Bit (MSB) first”.
- Data is put on the data line with the rising edge on SCK and read with the falling edge on SCK.
- The SSC Interface is word-aligned. All functions are activated after each transmitted word.
- A “high” condition on the negated Chip Select pin (CSQ) of the selected TLE5012 interrupts the transfer immediately. The CRC calculator is automatically reset.
- After changing the data direction, a delay (t_{wr_delay}) has to be considered before continuing the data transfer. This is necessary for internal register access.
- Every access to the TLI5012 with the number of data ($ND \geq 1$) is performed with address auto-increment.
- At an overflow at address $3F_H$ the transfer continues at address 00_H .
- With $ND = 0$ no auto-increment is done and a continuously readout of the same address can be realized. Afterwards no Safety Word is send and the transfer ends with high condition on CSQ.
- After every data transfer with $ND \geq 1$ the 16 bit Safety Word will be appended by the selected TLI5012.
- At a rising edge of CSQ without data transfer before (no SCK-pulse), the update-registers are updated with according values.
- After sending the Safety Word the transfer ends. To start another data transfer, the CSQ has to be deselected once for t_{CSoff} .
- The SSC is default Push-Pull. The Push-Pull driver is only active, if the TLI5012 has to send data, otherwise the Push-Pull is disabled for receiving data from the microcontroller.

Cyclic Redundancy Check (CRC)

- This CRC is according to the J1850 Bus-Specification.
- Every new transfer resets the CRC generation.
- Every Byte of a transfer will be taken into account to generate the CRC (also the sent command(s)).
- Generator-Polynomial: $X^8 + X^4 + X^3 + X^2 + 1$, but for the CRC generation the fast-CRC generation circuit is used (see [Figure 15](#))
- The remainder of the fast CRC circuit is initial set to ' 11111111_B '.
- Remainder is inverted before transmission.




Figure 15 Fast CRC Polynomial Division Circuit

3.5.1.3 Registers Chapter

This chapter defines the registers of the TLI5012 . It also defines the read/write access rights of the specific registers. **Table 12** identifies the values with symbols. Access to the registers is accomplished via the SSC Interface.

Table 12 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number
Registers Chapter, TLI5012 Register			
STAT	Status Register	00 _H	26
ACSTAT	Activation Status Register	01 _H	28
AVAL	Angle Value Register	02 _H	29
ASPD	Angle Speed Register	03 _H	30
AREV	Angle Revolution Register	04 _H	30
FSYNC	Frame Synchronization Register	05 _H	31
MOD_1	Interface Mode1 Register	06 _H	32
SIL	SIL Register	07 _H	33
MOD_2	Interface Mode2 Register	08 _H	34
MOD_3	Interface Mode3 Register	09 _H	35
OFFX	Offset X	0A _H	36
OFFY	Offset Y	0B _H	36
SYNCH	Synchronicity	0C _H	37
IFAB	IFAB Register	0D _H	37
MOD_4	Interface Mode4 Register	0E _H	38
TCO_Y	Temperature Coefficient Register	0F _H	39
ADC_X	X-raw value	10 _H	39
ADC_Y	Y-raw value	11 _H	40

The register is addressed wordwise.

3.5.1.3.1 TLI5012 Register

Status Register

STAT	Offset								Reset Value
Status Register	00 _H								8001 _H

15	14	13	12	11	10	9	8
RD_ST	S_NR		NO_GMR_A	NO_GMR_XY	S_ROM	S_ADCT	Res
r 7	r 6	r 5	r 4	r 3	r 2	r 1	r 0
S_MAGOL	S_XYOL	S_OV	S_DSPU	S_FUSE	S_VR	S_WD	S_RST
r	r	r	r	r	r	r	r

Field	Bits	Type	Description
RD_ST	15	r	Read Status 0 _B after readout 1 _B status values changed Reset: 1 _B
S_NR	14:13	r	Slave Number Reset: 00 _B
NO_GMR_A	12	r	No GMR Angle Value 0 _B valid GMR angle value on the interface 1 _B no valid GMR angle value on the interface Reset: 0 _B
NO_GMR_XY	11	r	No GMR XY Values 0 _B valid GMR_XY values on the interface 1 _B no valid GMR_XY values on the interface Reset: 0 _B
S_ROM	10	r	Status ROM 0 _B after readout, CRC ok 1 _B CRC fail or running Reset: 0 _B
S_ADCT	9	r	Status ADC-Test 0 _B after readout 1 _B Test vectors out of limit Reset: 0 _B
S_MAGOL	7	r	Status Magnitude Out of Limit 0 _B after readout 1 _B GMR-magnitude out of limit (>23230 digits) Reset: 0 _B

Field	Bits	Type	Description
S_XYOL	6	r	Status X,Y Data Out of Limit 0 _B after readout 1 _B X,Y data out of limit (>23230 digits) Reset: 0 _B
S_OV	5	r	Status Overflow 0 _B after readout 1 _B DSPU overflow occurred Reset: 0 _B
S_DSPU	4	r	Status Digital Signal Processing Unit 0 _B after readout 1 _B DSPU self test not ok, or selftest is running Reset: 0 _B
S_FUSE	3	r	Status Fuse CRC 0 _B after readout, Fuse CRC ok 1 _B Fuse CRC fail Reset: 0 _B
S_VR	2	r	Status Voltage Regulator 0 _B after readout 1 _B V _{DD} overvoltage; V _{DD} undervoltage; V _{DD} -off; GND-off; or V _{OVG} ; V _{OVA} ; V _{OVD} too high Reset: 0 _B
S_WD	1	r	Status Watchdog 0 _B after chip reset 1 _B watchdog counter expired Reset: 0 _B
S_RST	0	r	Status Reset 0 _B after readout 1 _B indication of power-up, short power-break or active reset Reset: 1 _B

Activation Status Register

ACSTAT	Offset	Reset Value
Activation Status Register	01_{H}	$5CEE_{\text{H}}$


15	Res	10	9	8
7	AS_VEC_MAG	6	AS_VEC_XY	5
rw		rw		rw
4	AS_OV	3	AS_DSPU	2
rw		rw		rw
1	AS_FUSE	0	AS_VR	AS_WD
rw		rw		rw
AS_RST				
rw		rw		rw

Field	Bits	Type	Description
Res	15:10		Reserved Reset: 010111_B
AS_ADCT	9	rw	Enable GMR Vector check Reset: 0_B
AS_VEC_MAG	7	rw	Activation of ADC-Redundancy-BIST 0_B after execution 1_B activation of redundancy BIST Reset: 1_B
AS_VEC_XY	6	rw	Activation of ADC-BIST 0_B after execution 1_B activation of BIST Reset: 1_B
AS_OV	5	rw	Enable of DSPU Overflow Check Reset: 1_B
AS_DSPU	4	rw	Activation DSPU BIST 0_B after execution 1_B activation of DSPU BIST Reset: 0_B
AS_FUSE	3	rw	Activation Fuse CRC 0_B after execution 1_B activation of Fuse CRC Reset: 1_B
AS_VR	2	rw	Enable Voltage Regulator Check Reset: 1_B
AS_WD	1	rw	Enable DSPU Watchdog-HW-Reset Reset: 1_B

Field	Bits	Type	Description
AS_RST	0	rw	Activation of Hardware Reset Activation occurs after CSQ switches from '0' to '1' after SSC transfer. 0 _B after execution 1 _B activation of HW Reset Reset: 0 _B

Angle Value Register


AVAL **Reset Value**
Angle Value Register **0000_H**
Offset **02_H**



Field	Bits	Type	Description
RD_AV	15	r	Read Status, Angle Value 0 _B after readout 1 _B new angle value (ANG_VAL) present Reset: 1 _B
ANG_VAL	14:0	r	Calculated Angle Value (ANG_RANGE = 0x080) 4000 _H -180° 0000 _H 0° 3FFF _H +179.99° Reset: 0 _H

Angle Speed Register


ASPD	Offset	Reset Value
Angle Speed Register	03_H	8000_H



Field	Bits	Type	Description
RD_AS	15	r	Read Status, Angle Speed 0_B after readout 1_B new angle speed value (ANG_SPD) present Reset: 1_B
ANG_SPD	14:0	r	Calculated Angle Speed Difference between two consecutive angle values. Reset: 0_H

Angle Revolution Register


AREV	Offset	Reset Value
Angle Revolution Register	04_H	8000_H



Field	Bits	Type	Description
RD_REV	15	r	Read Status, Revolution 0_B after readout 1_B new value (REVOL) present Reset: 1_B
FCNT	14:9	rw	Frame Counter (unsigned 6 bit value) Counts every new angle value Reset: 0_H
REVOL	8:0	r	Number of Revolutions (signed 9 bit value) Reset: 0_H

Frame Synchronization Register

F_SYNC	Offset	Reset Value
Frame Synchronization Register	05_H	0000_H



Field	Bits	Type	Description
FSYNC	15:9	rw	Frame Synchronization Counter Value Sub counter within one frame. Reset: 0_H

Interface Mode1 Register

MOD_1	Offset	Reset Value
Interface Mode1 Register	06_H	8001_H

15	14	13	Res				8				
FIR_MD		Res									
rw											
7		5	4	3	2	1	0				
	Res		CLK_SEL	SSC_OD	DSPU_HO LD		Res				
			rw	rw	rw						

Field	Bits	Type	Description
FIR_MD	15:14	rw	Filter Decimation Setting 00 _B 21.3µs 01 _B 42.7µs 10 _B 85.3µs 11 _B 170.6µs Reset: 10 _B
CLK_SEL	4	rw	Clock Source Select 0 _B internal oscillator 1 _B external 4MHz clock Reset: 0 _B
SSC_OD	3	rw	SSC-Interface 0 _B Push-Pull 1 _B Open Drain Reset: 0 _B
DSPU_HOLD	2	rw	Hold DSPU Operation 0 _B DSPU in normal schedule operation 1 _B DSPU is on hold Reset: 0 _B
Res	1:0		Reserved Reset: 01 _B

SIL Register

SIL	Offset	Reset Value
SIL Register	07_H	0000_H


15	14	13		11	10	9	8
FILT_PA_R	FILT_IN_V		Res		FUSE_REL		Res
rw	rw				rw		
7	6	5		3	2		0
Res	ADCTV_EN		ADCTV_Y			ADCTV_X	
	rw		rw			rw	

Field	Bits	Type	Description
FILT_PAR	15	rw	Filter Parallel 0 _B filter parallel disabled 1 _B filter parallel enabled (source: X-value) Reset: 0 _B
FILT_INV	14	rw	Filter Inverted 0 _B filter inverted disabled 1 _B filter inverted enabled Reset: 0 _B
FUSE_REL	10	rw	Fuse Reload 0 _B fuse reload disabled 1 _B fuse parameters reloaded to DSPU at next cycle start Reset: 0 _B
ADCTV_EN	6	rw	ADC-Test vectors 0 _B ADC-Test vectors disabled 1 _B ADC-Test vectors enabled Reset: 0 _B
ADCTV_Y	5:3	rw	Test vector Y 000 _B 0V 001 _B +70% 010 _B +100% 011 _B +Overflow 101 _B -70% 110 _B -100% 111 _B -Overflow Reset: 000 _B

Field	Bits	Type	Description
ADCTV_X	2:0	rw	Test vector X 000 _B 0V 001 _B +70% 010 _B +100% 011 _B +OV 101 _B -70% 110 _B -100% 111 _B -OV Reset: 000 _B

Interface Mode2 Register


MOD_2 Reset Value
Interface Mode2 Register **0800_H**
Offset **08_H**



Field	Bits	Type	Description
ANG_RANGE	14:4	rw	Angle Range Angle Range [°] = $360^\circ * (2^7 / \text{ANG_RANGE})$ 200 _H represents 90° 080 _H represents 360° Reset: 080 _H
ANG_DIR	3	rw	Angle Direction 0 _B counterclockwise rotation of magnet° 1 _B clockwise rotation of magnet° Reset: 0 _B

Interface Mode3 Register


MOD_3	Offset	Reset Value
Interface Mode3 Register	09_H	0000_H



Field	Bits	Type	Description
ANG_BASE	15:4	rw	Angle Base 800_H -180° 000_H 0° 001_H 0.00879° $7FF_H$ +179.912° Reset: 0_H
SPIKEF	3	rw	Analog Spike Filters of Input Pads 0_B spike filter disabled 1_B spike filter enabled Reset: 0_B
PAD_DRV	1:0	rw	Configuration of Pad-Driver 00_B IFA/IFB: strong driver, DATA: strong driver, fast edge 01_B IFA/IFB: strong driver, DATA: strong driver, slow edge 10_B IFA/IFB: weak driver, DATA: medium driver, fast edge 11_B IFA/IFB: weak driver, DATA: weak driver, slow edge Reset: 00_B

Offset X Register


OFFX	Offset	Reset Value
Offset X	0A_H	0000_H



Field	Bits	Type	Description
X_OFFSET	15:4	rw	Offset Correction of X-value Reset: 0 _H

Offset Y Register


OFFY	Offset	Reset Value
Offset Y	0B_H	0000_H



Field	Bits	Type	Description
Y_OFFSET	15:4	rw	Offset Correction of Y-value Reset: 0 _H

Synchronicity Register


SYNCH	Offset	Reset Value
Synchronicity	0C_H	0000_H



Field	Bits	Type	Description
SYNCH	15:4	rw	Amplitude Synchronicity +2047 _D 112.494% 0 _D 100% -2047 _D 87.500% Reset: 0 _H

IFAB Register

IFAB	Offset	Reset Value
IFAB Register	0D_H	0004_H




Field	Bits	Type	Description
ORTHO	15:4	rw	Orthogonality Correction of X and Y Components +2047 _D 11.2445° 0 _D 0° -2047 _D -11.2500° Reset: 0 _H

Field	Bits	Type	Description
IFAB_OD	2	rw	IFA & IFB Open Drain 0_B Push-Pull 1_B Open Drain Reset: 1_B

Interface Mode4 Register


MOD_4 **Reset Value**
Interface Mode4 Register **0011_H**
Offset **0E_H**



Field	Bits	Type	Description
TCO_X_T	15:9	rw	Offset Temperature Coefficient for X-Component Reset: 0_H
IFAB_RES	4:3	rw	IFAB Resolution 00_B 12bit = 0.088° (244Hz) 01_B 11bit = 0.176° (488Hz) 10_B 10bit = 0.352° (977Hz) 11_B 9bit = 0.703° (1953Hz) Reset: 10_B
IF_MD	2:0	rw	Interface Mode PWM if CLK is connected to GND at startup. <i>Note: Not mentioned combinations are not allowed</i> 001_B SSC mode; PWM Reset: 001_B

Temperature Coeffizient Register


TCO_Y	Offset	Reset Value
Temperature Coeffizient Register	0F_H	0000_H



Field	Bits	Type	Description
TCO_Y_T	15:9	rw	Offset Temperature Coefficient for Y-Component Reset: 0 _H
CRC_PAR	7:0	rw	CRC of Parameters CRC of parameters from address 08 _H to 0F _H Reset: 0 _H

X-raw Value Register


ADC_X	Offset	Reset Value
X-raw value	10_H	0000_H



Field	Bits	Type	Description
ADC_X	15:0	r	ADC value of X-GMR Read out of this register will update ADC_Y Reset: 0 _H

Y-raw Value Register

ADC_Y	Offset	Reset Value
Y-raw value	11_{H}	0000_{H}



Field	Bits	Type	Description
ADC_Y	15:0	r	ADC value of Y-GMR Updated when ADC_X or ADC_y is read. Reset: 0_{H}

3.5.2 Pulse Width Modulation Interface

The Pulse Width Modulation (**PWM**) update rate can be programmed within the register $0E_{\text{H}}$ (IFAB_RES) in following steps:

- 0.25 kHz with 12 bit resolution
- 0.5 kHz with 11 bit resolution
- 1.0 kHz with 10 bit resolution (default)
- 2.0 kHz with 9 bit resolution

PWM uses a square wave with constant frequency whose duty cycle is modulated resulting in an average value of the waveform.

Figure 16 shows the principle behavior of a PWM with different duty cycles and the definition of timing values. The duty cycle of a PWM is defined by following general formulas:

$$\text{Duty Cycle} = \frac{t_{on}}{t_{PWM}}$$

$$t_{PWM} = t_{on} + t_{off}$$

$$f_{PWM} = \frac{1}{t_{PWM}}$$

(3)

The range between 0 - 6.25% and 93.75 - 100% is used only for diagnostic purposes. More details are given in **Table 13**.




Figure 16 Typical Example for a PWM Signal

Table 13 PWM Interface

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
PWM Output Frequency	f_{PWM}	244	-	1953	Hz	selectable by IFAB_RES ¹⁾
Output Duty Cycle Range	DY_{PWM}	6.25	-	93.75	%	Absolute Angle
		-	2	-	%	Electrical Error (S_RST; S_VR)
		-	98	-	%	System Error (S_FUSE; S_OV; S_XYOL; S_MAGOL; S_ADCT)
		0	-	1	%	Short to GND
		99	-	100	%	Short to V_{DD} , Power-Loss
PWM Period Variation	t_{PWMvar}	-5	-	5	%	²⁾

1) $f_{\text{PWM}} = (f_{\text{DIG}} * 2^{\text{IFAB_RES}}) / (24 * 4096)$

2) depends on internal oscillator frequency variation

4 Package Information

4.1 Package Parameters

Table 14 Package Parameters

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Thermal Resistance	R_{thJA}	-	150	200	K/W	Junction to Air ¹⁾
	R_{thJC}	-	-	75	K/W	Junction to Case
	R_{thJL}	-	-	85	K/W	Junction to Lead
Soldering Moisture Level	MSL 3				260°C	
Lead Frame	Cu					
Plating	Sn 100%				> 7 µm	

1) according to Jedec JESD51-7

4.2 Package Outline




Figure 17 PG-DSO-8 Package Dimension

4.3 Footprint




Figure 18 Footprint PG-DSO-8

4.4 Packing




Figure 19 Tape and Reel

4.5 Marking

Position	Marking	Description
1st Line	I5012xx	See ordering table on page 7
2nd Line	xxx	Lot code
3rd Line	Gxxxx	G..green, 4-digit..date code

Processing

Note: For processing recommendations, please refer to Infineon's Notes on processing

www.infineon.com