Document Title

1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

<u>Revision No.</u>	History	Draft Date	<u>Remark</u>
0.0	Initial draft	August 22, 2000	Preliminary
0.1	Revise - Change the package type from FBGA to TBGA - Remove Icc, IsB - Improve Icc2 from 30 to 20mA for 85ns product - Improve Icc2 from 30 to 25mA for 70ns product	June 11, 2001	Preliminary

- Improve IsB1 from 30 to 15uA
- Improve IDR from 15 to 8uA

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.



1

1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 1M x16
- Power Supply Voltage: 1.65~2.2V
- Low Data Retention Voltage: 1.0V(Min)
- Three State Outputs
- Package Type: 48-TBGA-9.00x12.00

PRODUCT FAMILY

GENERAL DESCRIPTION


The K6F1616R6M families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

		Power Dissipation					
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F1616R6M-F	Industrial(-40~85°C)	1.65~2.2V	701)/85ns	1μA ²⁾	3mA	48-TBGA-9.00x12.00	

1. The parameter is measured with 30pF test load.

2. Typical value are measured at Vcc=2.0V, Ta=25°C and not 100% tested.






48-TBGA: Top View (Ball Down)

Name	Function	Name	Function
$\overline{\text{CS}}_{1}, \text{CS}_{2}$	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A19	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name	Function					
K6F1616R6M-EF70	48-TBGA, 70ns, 1.8/2.0V					
K6F1616R6M-EF85	48-TBGA, 85ns, 1.8/2.0V					

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3V(Max. 2.6V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 2.6	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	1.65	1.8/2.0	2.2	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	1.4	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.4	V

Note:

1. Ta=-40 to 85°C, otherwise specified

2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.

Undershoot: -1.0V in case of pulse width ≤20ns.
 Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Typ ¹⁾	Мах	Unit
Input leakage current	Iц	VIN=Vss to Vcc	VIN=Vss to Vcc		-	1	μA
Output leakage current	Ilo	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or B=UB=VIH, VIO=VSS to Vcc			-	1	μΑ
Average operating current		Cycle time=1µs, <u>100%duty</u> , lio=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, ViN≤0.2V or ViN≥Vcc-0.2V		-	-	3	mA
, worago oporating carroint	ICC2	Cycle time=Min, lıo=0mA, 100% duty, CS1=VıL, CS2=Vıн, LB=VıL or/and UB=VıL, VıN=VıL or Vıн		-	-	20	mA
				-	-	25	IIIA
Output low voltage	Vol	IoL = 0.1mA		-	-	0.2	V
Output high voltage	Vон	Iон = -0.1mA		1.4	-	-	V
Standby Current(CMOS)	ISB1	2) $0V \le CS_2 \le 0.2V(CS_2 \text{ controlled})$ or	her input =0~Vcc $\overline{CS}_{1} \ge Vcc-0.2V$, $CS_{2} \ge Vcc-0.2V$ (\overline{CS}_{1} controlled) or		1	15	μΑ


1. Typical value are measured at Vcc=2.0V, TA=25°C and not 100% tested.



K6F1616R6M Family

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.2 to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage: 0.9V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



3. VTM =1.8V

AC CHARACTERISTICS (Vcc=1.65~2.2V, TA=-40 to 85°C)

				Speed Bins				
Parameter List		Symbol	70)ns	85	ins	Units	
	Read cycle time		Min	Max	Min	Max		
	Read cycle time	tRC	70	-	85	-	ns	
	Address access time	taa	-	70	-	85	ns	
	Chip select to output	tCO1, tCO2	-	70	-	85	ns	
	Output enable to valid output	tOE	-	35	-	40	ns	
	LB, UB valid to data output	tвА	-	70	-	85	ns	
Read	Chip select to low-Z output	tLZ1, tLZ2	10	-	10	-	ns	
Read	Output enable to low-Z output	tolz	5	-	5	-	ns	
	LB, UB enable to low-Z output	tBLZ	10	-	10	-	ns	
	Output hold from address change	tон	10	-	10	-	ns	
	Chip disable to high-Z output	tHZ1, tHZ2	0	25	0	25	ns	
	OE disable to high-Z output	tонz	0	25	0	25	ns	
	UB, LB disable to high-Z output	tвнz	0	25	0	25	ns	
	Write cycle time	twc	70	-	85	-	ns	
	Chip select to end of write	tCW1, tCW2	60	-	70	-	ns	
	Address set-up time	tas	0	-	0	-	ns	
	Address valid to end of write	taw	60	-	70	-	ns	
	Write pulse width	twp	50	-	60	-	ns	
Write	Write recovery time	twr	0	-	0	-	ns	
	Write to output high-Z	twнz	0	20	0	25	ns	
	Data to write time overlap	tDW	30	-	35	-	ns	
	Data hold from write time	tDH	0	-	0	-	ns	
	End write to output low-Z	tow	5	-	5	-	ns	
	LB, UB valid to end of write	tBW	60	-	70	-	ns	

DATA RETENTION CHARACTERISTICS

ltem	Symbol	Test Condition	Min	Typ ²⁾	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V ¹)	1.0	-	2.2	V
Data retention current	Idr	Vcc=1.5V, CS1≥Vcc-0.2V ¹⁾ , VIN≥0V	-	0.5	8	μA
Data retention set-up time	tsdr	See data retention waveform	0	-	-	20
Recovery time	trdr	See data retention wavelonn	tRC	-	-	ns

1. 1) $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled})$ or


2) 0≤CS2≤0.2V(CS2 controlled) or

a) LB=UB≥Vcc-0.2V, CS₂≥Vcc-0.2V(LB/UB controlled)
b) LB=UB≥Vcc-0.2V, CS₂≥Vcc-0.2V(LB/UB controlled)
c) Typical value are measured at TA=25°C and not 100% tested.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



NOTES (WRITE CYCLE)

- <u>A write occurs during the overlap(twP) of low CS1 and low WE. A write begins when CS1 goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS1 goes high and WE goes high. The twP is measured from the beginning of write to the end of write.
 </u>
- 2. tcw is measured from the $\overline{\text{CS}}$ 1 going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twe is measured from the end of write to the address change. twe applied in case a write ends as CS1 or WE going high.

DATA RETENTION WAVE FORM






K6F1616R6M Family

Preliminary **CMOS SRAM**

Unit: millimeters

PACKAGE DIMENSION

48 BALL TAPE BALL GRID ARRAY(0.75mm ball pitch)



- otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)



C1

D

Е

E1

E2

Υ

-

0.40

0.80

-

0.30

-

5.25

0.45

0.90

0.55

0.35

-

-

0.50

1.00

-

0.40

0.08