



**Sensitive Gate  
Bi-Directional Triode Thyristor**

**Features**

- Repetitive Peak off-State Voltage: 600V
- R.M.S On-State Current( $I_{T(RMS)}$ )=16A
- Low on-state voltage:  $V_{TM}=1.55V(\text{Max.})@ I_T=22.5A$
- High Commutation  $dV/dt$ .



**General Description**

General purpose swiThing and phase control applications. These devices are intended to be interfaced directly to micro-controllers, logic integrated circuits and other low power gate trigger circuits such as fan speed and temperature modulation control, lighting control and static switching relay.

**Absolute Maximum Ratings** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Value	Units
$V_{DRM}/V_{PRM}$	Peak Repetitive Forward Blocking Voltage(gate open) (Note 1)	600	V
$I_{T(RMS)}$	Forward Current RMS (All Conduction Angles, $T_J=58^\circ\text{C}$ )	16	A
$I_{TSM}$	Peak Forward Surge Current, (full Cycle, Sine Wave, 50/60 Hz)	160/168	A
$I^2t$	Circuit Fusing Considerations ( $t_p= 10\text{ ms}$ )	144	$A^2s$
$P_{GM}$	Peak Gate Power — Forward, ( $T_J = 58^\circ\text{C}$ , Pulse with $\leq 1.0\mu\text{s}$ )	5	W
$P_{G(AV)}$	Average Gate Power — Forward, (Over any 20ms period)	1	W
$dI/dt$	Critical rate of rise of on-state current $I_{TM} = 20A; I_G = 200mA; dI_G/dt = 200mA/\mu\text{s}$	$T_J=125^\circ\text{C}$ 50	$A/\mu\text{s}$
$I_{FGM}$	Peak Gate Current — Forward, $T_J = 125^\circ\text{C}$ (20 $\mu\text{s}$ , 120 PPS)	4	A
$V_{RGM}$	Peak Gate Voltage — Reverse, $T_J= 125^\circ\text{C}$ (20 $\mu\text{s}$ , 120 PPS)	10	V
$T_J$	Junction Temperature	-40~125	$^\circ\text{C}$
$T_{stg}$	Storage Temperature	-40~150	$^\circ\text{C}$

**Note1:** Although not recommended, off-state voltages up to 800V may be applied without damage, but the TRIAC may swiTh to the on-state. The rate of rise of current should not exceed 15A/ $\mu\text{s}$ .

**Thermal Characteristics**


Symbol	Parameter	Value			Units
		Min	Typ	Max	
$R_{QJC}$	Thermal Resistance, Junction-to-Case	-	-	1.6	$^\circ\text{C}/\text{W}$
$R_{QJA}$	Thermal Resistance, Junction-to-Ambient	-	-	60	$^\circ\text{C}/\text{W}$

# WTPB16A60SW


## Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Characteristics	Min	Typ.	Max	Unit	
I <sub>DRM</sub> /I <sub>RRM</sub>	Peak Forward or Reverse Blocking Current (V <sub>DRM</sub> =V <sub>RRM</sub> .)	T <sub>J</sub> =25°C	-	-	5	μA
		T <sub>J</sub> =125°C	-	-	1	mA
V <sub>TM</sub>	Forward "On" Voltage (Note2) (I <sub>TM</sub> = 22.5A tp=380μs)	-	-	1.55	V	
I <sub>GT</sub>	Gate Trigger Current (Continuous dc) (V <sub>D</sub> = 12 Vdc, R <sub>L</sub> = 33 Ω)	T2+G+	-	-	10	mA
		T2+G-	-	-	10	
		T2-G-	-	-	10	
V <sub>GT</sub>	Gate Trigger Voltage (Continuous dc) (V <sub>D</sub> = 12 Vdc, R <sub>L</sub> = 33 Ω)	T2+G+	-	-	1.2	V
		T2+G-	-	-	1.2	
		T2-G-	-	-	1.2	
V <sub>GD</sub>	Gate threshold voltage( V <sub>D</sub> = V <sub>DRM</sub> ,RL = 3.3 KΩ,T <sub>J</sub> =125°C,.)	0.2	-	-	V	
dV/dt	Critical rate of rise of commutation Voltage (V <sub>D</sub> =0.67V <sub>DRM</sub> )	40	-	-	V/μs	
I <sub>H</sub>	Holding Current (I <sub>T</sub> = 100 mA)	-	-	15	mA	
I <sub>L</sub>	Latching current (V <sub>D</sub> = 12 Vdc, I <sub>GT</sub> =0.1A)	T2+G+	-	-	25	mA
		T2+G-	-	-	30	
		T2-G-	-	-	25	
R <sub>d</sub>	Dynamic resistance	-	-	25	mΩ	


Note 2. Forward current applied for 1 ms maximum duration, duty cycle




**Fig.1** Maximum permissible non-repetitive peak on-state current  $I_{TSM}$  versus number of cycles, for sinusoidal currents,  $f = 50$  Hz.




**Fig.2** Maximum on-state dissipation,  $P_{tot}$  versus rms on-state current,  $I_{T(RMS)}$ , where  $\alpha =$  conduction angle.




**Fig.3** Non-repetitive surge peak on-state current for a sinusoidal pulse with width  $t_p < 10$ ms, and corresponding value of  $I^2t$ .



**Fig.4** Maximum permissible rms current  $I_{T(RMS)}$  versus lead temperature  $T_{lead}$ .




**Fig.5** Typical and maximum on-state characteristic.




**Fig.6** Relative variation of gate trigger current, holding current and latching current versus junction temperature (typical values).


# WTPB16A60SW




**Fig.7** Relative variation of critical rate of decrease of main current versus junction temperature.



**Fig.8** Normalised gate trigger voltage  $V_{GT}(T_j)/V_{GT}(25^\circ\text{C})$ , versus junction temperature T<sub>j</sub>.



**Fig.9** Transient thermal impedance Z<sub>th j-mb</sub>, versus pulse width t<sub>p</sub>.



**Fig.10** Gate Trigger Characteristics Test Circuit

## TO-220 Package Dimension

