

STD40NF03L

N-CHANNEL 30V - 0.0095 Ω - 40A DPAK LOW GATE CHARGE STripFET™II POWER MOSFET

PRELIMINARY DATA

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD40NF03L	30 V	<0.012Ω	40 A


- TYPICAL $R_{DS}(on) = 0.0095 \Omega$
- TYPICAL Q_q = 35 nC @ 10V
- OPTIMAL R_{DS(on)} x Qg TRADE-OFF
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED

DESCRIPTION


This application specific Power MOSFET is the third genaration of STMicroelectronis unique "Single Feature SizeTM" strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

APPLICATIONS

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	30	V
V_{GS}	Gate- source Voltage	± 18	V
l _D (•)	Drain Current (continuous) at T _C = 25°C	20	A
I _D	Drain Current (continuous) at T _C = 100°C	20	A
I _{DM} (••)	Drain Current (pulsed)	80	A
P _{tot}	Total Dissipation at T _C = 25°C	55	W
	Derating Factor	0.37	W/°C
T _{stg}	Storage Temperature	-65 to 175	°C
Tj	Max. Operating Junction Temperature	175	°C

^(•) Current limited by the package

(••) Pulse width limited by safe operating area.

February 2002 1/7

THERMAL DATA

Rthj-case Rthj-amb T _I	Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose	Max Max Typ	2.73 62.5 300	°C/W °C	
---	---	-------------------	---------------------	------------	--

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	30			٧
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating T_{C} = 125°C			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 18V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	$I_D = 250 \ \mu A$	1			V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 5 V	I _D = 20 A I _D = 20 A		0.0095 0.019	0.012 0.022	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} >I _{D(on)} xR _{DS(on)max} I _D =20 A		40		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1 MHz$, $V_{GS} = 0$		1470 490 110		pF pF pF

2/7

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{aligned} V_{DD} &= 15 \text{ V} & I_D &= 20 \text{ A} \\ R_G &= 4.7 \ \Omega & V_{GS} &= 4.5 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{aligned}$		20 170		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} =24 V I _D =40 A V _{GS} =10V		35 5 10	45	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off Delay Time Fall Time	$\begin{array}{ccc} V_{DD} = 15 \text{ V} & I_D = 20 \text{ A} \\ R_G = 4.7\Omega, & V_{GS} = 4.5 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{array}$		40 60		ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				20 80	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 20 A V _{GS} = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 20 \text{ A}$		70 105 2.4		ns nC A

^(*)Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %. (•)Pulse width limited by safe operating area.

47/

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



4/7

TO-252 (DPAK) MECHANICAL DATA


DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039




DPAK FOOTPRINT

6.7 1.8 3.0 1.6 2.3 1.6 All dimensions are in millimeters

TUBE SHIPMENT (no suffix)*



TAPE AND REEL SHIPMENT (suffix "T4")*





REEL MECHANICAL DATA

DIM.	mm		ine	ch
	MIN.	MAX.	MIN.	MAX.
Α		330		12.992
В	1.5		0.059	
С	12.8	13.2	0.504	0.520
D	20.2		0.795	
G	16.4	18.4	0.645	0.724
N	50		1.968	
Т		22.4		0.881

TAPE	MECHA	NICAL	$D\Delta T\Delta$
	MECHA	IMICAL	· DAIA

THE WEST WITH STEEL				
DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
A0	6.8	7	0.267	0.275
B0	10.4	10.6	0.409	0.417
B1		12.1		0.476
D	1.5	1.6	0.059	0.063
D1	1.5		0.059	
E	1.65	1.85	0.065	0.073
F	7.4	7.6	0.291	0.299
K0	2.55	2.75	0.100	0.108
P0	3.9	4.1	0.153	0.161
P1	7.9	8.1	0.311	0.319
P2	1.9	2.1	0.075	0.082
R	40		1.574	
W	15.7	16.3	0.618	0.641





477

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

