### **INTEGRATED CIRCUITS**

### DATA SHEET

### 74LVC257A

Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

Product specification Supersedes data of 1998 Jul 29 File under Integrated Circuits, IC24 2002 Mar 29





### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

#### **FEATURES**

- 5 V tolerant inputs for interfacing with 5 V logic
- Wide supply voltage range of 1.2 to 3.6 V
- CMOS low power consumption
- · Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- Complies with JEDEC standard no. 8-1A
- Specified from -40 to +85 and +125 °C.

### **DESCRIPTION**

The 74LVC257A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment.

The 74LVC257A is a quad 2-input multiplexer with 3-state outputs, which select 4 bits of data from two sources and are controlled by a common select input (S). The data inputs from source 0 (1I $_0$  to 4I $_0$ ) are selected when input S is LOW and the data inputs from source 1 (1I $_1$  to 4I $_1$ ) are selected when input S is HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs.

The 74LVC157A is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The outputs are forced to a high impedance OFF-state when  $\overline{\text{OE}}$  is HIGH.

### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f \le 2.5 \, \text{ns}$ .

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay			
	nl <sub>0</sub> , nl <sub>1</sub> to nY	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.6	ns
	S to nY	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.9	ns
C <sub>I</sub>	input capacitance		5.0	pF
C <sub>PD</sub>	power dissipation capacitance per gate	V <sub>CC</sub> = 3.3 V; notes 1 and 2	17	pF

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHz;

a) C<sub>L</sub> = output load capacitance in pF; V<sub>CC</sub> = supply voltage in V;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

#### **ORDERING INFORMATION**

TYPE NUMBER	PACKAGE								
TIFE NOMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE				
74LVC257AD		16	SO	plastic	SOT109-1				
74LVC257ADB	_40 to +125 °C	16	SSOP	plastic	SOT338-1				
74LVC257APW	-40 to +125 °C	16	TSSOP	plastic	SOT403-1				
74LVC257ABQ		16	HVQFN16	plastic	SOT763-1				

# Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### **FUNCTION TABLE**

See note 1.

	INPUTS									
ŌĒ	S	S nl <sub>0</sub> nl <sub>1</sub>								
Н	Х	Х	Х	Z						
L	Н	X	L	L						
L	Н	X	Н	Н						
L	L	L	X	L						
L	L	Н	Х	Н						

### Note

1. H = HIGH voltage level;

L = LOW voltage level;

X = don't care:

Z = high impedance OFF-state.

### PINNING FOR SO, SSOP AND TSSOP


PIN	SYMBOL	DESCRIPTION
1	S	common data select input
2, 5, 11, 14	1I <sub>0</sub> to 4I <sub>0</sub>	data inputs from sources 0
3, 6, 10, 13	1I <sub>1</sub> to 4I <sub>1</sub>	data inputs from sources 1
4, 7, 9, 12	1Y to 4Y	3-state multiplexer outputs
8	GND	ground (0 V)
15	ŌĒ	3-state output enable input (active LOW)
16	V <sub>CC</sub>	DC supply voltage


### **PINNING FOR HVQFN16**


PIN	SYMBOL	DESCRIPTION
16	S	common data select input
1, 4, 10, 13	1I <sub>0</sub> to 4I <sub>0</sub> data inputs from sources 0	
2, 5, 9, 12	1I <sub>1</sub> to 4I <sub>1</sub>	data inputs from sources 1
3, 6, 8, 11	1Y to 4Y	3-state multiplexer outputs
7	GND	ground (0 V)
14	ŌĒ	3-state output enable input (active LOW)
15	V <sub>CC</sub>	DC supply voltage


### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

### 74LVC257A











# Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A





### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	DADA	METER	CONDITIONS	LIM	UNIT		
STINIBUL	PARA	AWIETER	CONDITIONS	MIN.	MAX.	ONIT	
V <sub>CC</sub>	DC supply voltage (for ma	ax. speed performance)		2.7	3.6	V	
	DC supply voltage (for lov		1.2	3.6	V		
VI	DC input voltage range			0	5.5	V	
Vo	DC output voltage range	output HIGH or LOW state		0	V <sub>CC</sub>	V	
		output 3-state		0	5.5	V	
T <sub>amb</sub>	operating ambient tempe	rature range		-40	+125	°C	
t <sub>r</sub> ,t <sub>f</sub>	input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7 \text{ V}$	0	20	ns/V		
		$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	0	10			

### **LIMITING VALUES**

In accordance with the absolute maximum rating system (IEC 60134). Voltages are referenced to GND (ground = 0 V).

0.41501			2212121212			
SYMBOL	PA	RAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CC}$	DC supply voltage				+6.5	V
I <sub>IK</sub>	DC input diode cur	rent	V <sub>I</sub> < 0	_	-50	mA
VI	DC input voltage		note 1	-0.5	+6.5	V
I <sub>OK</sub>	DC output diode current  DC output voltage output HIGH or LOW stat		$V_O > V_{CC}$ or $V_O < 0$	_	±50	mA
Vo	DC output voltage	output HIGH or LOW state	note 1	-0.5	V <sub>CC</sub> + 0.5	V
Vo	DC output voltage	output 3-state	note 1	-0.5	+ 6.5	V
I <sub>O</sub>	DC output source of	or sink current	$V_O = 0$ to $V_{CC}$	_	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND cu	ırrent		_	±100	mA
T <sub>stg</sub>	storage temperatur	e range		-65	+150	°C
P <sub>tot</sub>	power dissipation p	oer package				
	plastic mini-pack	plastic mini-pack (SO) above +70 °C de with 8 mW/K	above +70 °C derate linearly with 8 mW/K	_	500	mW
	plastic shrink mir	ni-pack (SSOP and TSSOP)	above +60 °C derate linearly with 5.5 mW/K	_	500	mW
	plastic quad flat	pack no lead (HVQFN16)	above +60 °C derate linearly with 4.5 mW/K	_	500	mW

### Note

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### **DC CHARACTERISTICS**

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDIT	IONS	Ta	<sub>imb</sub> (°C)		T <sub>amb</sub> (°		
SYMBOL	PARAMETER	OTHER	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-40	0 to +85		−40 to +	125	UNIT
		OTHER	V <sub>CC</sub> (V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	MIN.	MAX.	
V <sub>IH</sub>	HIGH-level input		1.2	V <sub>CC</sub>	_	_	V <sub>CC</sub>	_	V
	voltage		2.7 to 3.6	2.0	_	_	2.0	_	V
V <sub>IL</sub>	LOW-level input		1.2	_	_	GND	_	GND	V
	voltage		2.7 to 3.6	_	_	0.8	_	0.8	٧
V <sub>OH</sub>	HIGH-level	$I_{O} = -100 \mu\text{A}$	2.7 to 3.6	V <sub>CC</sub> - 0.2	V <sub>CC</sub>	_	V <sub>CC</sub> – 0.3	_	٧
	output voltage;	I <sub>O</sub> = -12 mA	2.7	V <sub>CC</sub> – 0.5	_	_	V <sub>CC</sub> – 0.65	_	٧
	$V_I = V_{IH}$ or $V_{IL}$	$I_{O} = -18 \text{ mA}$	3.0	V <sub>CC</sub> – 0.6	_	_	V <sub>CC</sub> – 0.75	_	٧
		$I_{O} = -24 \text{ mA}$	3.0	V <sub>CC</sub> – 0.8	_	_	V <sub>CC</sub> – 1	_	٧
V <sub>OL</sub>	LOW-level output	I <sub>O</sub> = 100 μA	2.7 to 3.6	_	GND	0.2	_	0.3	٧
	voltage; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 12 mA	2.7	_	_	0.4	_	0.6	٧
		I <sub>O</sub> = 24 mA	3.0	_	_	0.55	_	0.8	٧
II	input leakage current	V <sub>I</sub> = 5.5 V or GND	3.6	_	±0.1	±5	_	±20	μΑ
I <sub>OZ</sub>	3-state output OFF-state current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = 5.5$ V or GND note 2	3.6	-	±0.1	±5	-	±20	μΑ
I <sub>off</sub>	power off leakage supply	$V_I$ or $V_O = 5.5 \text{ V}$	0.0	_	±0.1	±10	_	±20	μΑ
I <sub>CC</sub>	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	0.1	10	_	40	μΑ
Δl <sub>CC</sub>	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6V$ $I_{O} = 0$	2.7 to 3.6	-	5	500	_	5000	μА

### **Notes**

- 1. All typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.
- 2. For I/O ports the parameter  $I_{\mbox{\scriptsize OZ}}$  includes the input leakage current.

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### **AC CHARACTERISTICS**

 $GND=0~V;~t_r=t_f\leq 2.5~ns.$ 

				T	<sub>amb</sub> (°C	)		
SYMBOL	PARAMETER	WAVEFORMS	_	-40 to +8	5	-40 to +125		UNIT
			MIN.	<b>TYP.</b> (1)	MAX.	MIN.	MAX.	
V <sub>CC</sub> = 1.2	V			•	•			
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nl <sub>0</sub> to nY, nl <sub>1</sub> to nY	see Figs 6 and 8	_	13	_	_	_	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S to nY	see Figs 6 and 8	_	15	_	_	_	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to nY	see Figs 7 and 8	_	18	_	_	_	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to nY	see Figs 7 and 8	_	10	_	_	_	ns
V <sub>CC</sub> = 2.7	v	•	•			•		
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nl <sub>0</sub> to nY, nl <sub>1</sub> to nY	see Figs 6 and 8	1.5	3.0	5.4	1.5	7.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S to nY	see Figs 6 and 8	1.5	3.4	7.5	1.5	9.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to nY	see Figs 7 and 8	1.5	4.1	6.7	1.5	8.5	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to nY	see Figs 7 and 8	1.5	3.1	4.7	1.5	6.0	ns
V <sub>CC</sub> = 3.0 t	to 3.6 V	•	•		•	•		•
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nl <sub>0</sub> to nY, nl <sub>1</sub> to nY	see Figs 6 and 8	1.0	2.6	4.6	1.0	6.0	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay S to nY	see Figs 6 and 8	1.0	2.9	6.4	1.0	8.0	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to nY	see Figs 7 and 8	1.0	3.3	5.6	1.0	7.0	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to nY	see Figs 7 and 8	1.0	2.8	4.3	1.0	5.5	ns
t <sub>sk(0)</sub>	skew	note 2			1.0		1.5	ns


### **Notes**

- 1. Typical values at  $V_{CC} = 3.3 \text{ V}$ .
- 2. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A


### **AC WAVEFORMS**



$$\begin{split} &V_{M}^{(1)} = 1.5 \text{ V at } V_{CC} \geq 2.7 \text{ V;} \\ &V_{M}^{(1)} = 0.5 \text{ V}_{CC} \text{ at } V_{CC} < 2.7 \text{ V;} \end{split}$$


 $V_{OL}$  and  $V_{OH}$  are typical output voltage drop that occur with the output load.

Fig.6 Data inputs (nl<sub>0</sub>, nl<sub>1</sub>) and common data select input (S) to output (nY) propagation delays.



# Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A



V <sub>CC</sub>	VI	t <sub>PLH</sub> /t <sub>PHL</sub>
1.2 V	V <sub>CC</sub>	open
2.7 V	2.7 V	open
3.0 to 3.6 V	2.7 V	open

Definitions for test circuits:

R<sub>L</sub> = Load resistor.

 $C_L$  = Load capacitance including jig and probe capacitance (see Chapter "AC characteristics").

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

Fig.8 Load circuitry for switching times.


# Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### **PACKAGE OUTLINES**

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT109-1	076E07	MS-012				<del>97-05-22</del> 99-12-27

# Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT338-1		MO-150				<del>95-02-04</del> 99-12-27	

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION IEC		JEDEC	EIAJ			PROJECTION
SOT403-1		MO-153				<del>95-04-04</del> 99-12-27

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

HVQFN16 : plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body  $2.50 \times 3.50 \times 0.85$  mm.

S0T763-1



1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSOL DATE
S0T763-1		M0-220			$\bigoplus \bigoplus$	

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

#### **SOLDERING**

### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300~^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW <sup>(1)</sup>			
BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable			
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable <sup>(2)</sup>	suitable			
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable			
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable			

### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs; 3-state

74LVC257A

#### **DATA SHEET STATUS**

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS (1)
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

#### Note

Please consult the most recently issued data sheet before initiating or completing a design.

#### **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.