

# 256K 16 CMOS FLASH MEMORY

#### 1. GENERAL DESCRIPTION

The W49L401(T) is a 4-megabit, 3.3-volt only CMOS flash memory organized as  $256K \times 16$  bits. The device can be programmed and erased in-system with a standard 3.3-volt power supply. A 12-volt VPP is not required. The unique cell architecture of the W49L401(T) results in fast program/erase operations with extremely low current consumption (compared to other comparable 3.3-volt flash memory products). The device can also be programmed and erased using standard EPROM programmers.


#### 2. FEATURES

- Single Voltage operations:
  - 3.0 3.6V Read/Erase/Program
- Fast Program operation:
  - Word-by-Word programming: 30 μS (typ.)
- Fast Erase operation:
  - Page/Block Erase time: 50 mS (typ.)
  - Chip Erase time: 200 mS (typ.)
- · Fast Read access time: 70 nS
- Endurance: 10K cycles (typ.)
- Twenty-year data retention
- · Hardware data protection
- · Block configuration
  - One 8K-word boot block with lockout protection
  - Two 4K-word parameter blocks
  - One 16K-word main memory array block
  - Seven 32K-word main memory array blocks
  - 128 uniform 2K-word pages


- Optional Uniform Page configuration
- · Low power consumption
  - Active current: 10 mA (typ.)
  - Standby current: 5 μA (typ.)
- Automatic program and erase timing with internal VPP generation
- · End of program or erase detection
  - Toggle bit
  - Data polling
- RY/#BY open-drain output provides hardware end-of-write detection
- Hardware #RESET pin
- · Latched address and data
- TTL compatible I/O
- JEDEC standard word-wide pinouts
- Available packages: 44-pin SOP, 48-pin TSOP



#### 3. PIN CONFIGURATIONS



#### 4. BLOCK DIAGRAM



#### 5. PIN DESCRIPTION

SYMBOL	PIN NAME
#RESET	Reset
RY/#BY	Ready/#Busy Output
A0 – A17	Address Inputs
DQ0 – DQ15	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#WE	Write Enable
VDD	Power Supply
Vss	Ground
NC	No Connection



#### 6. FUNCTIONAL DESCRIPTION

#### **Read Mode**

The read operation of the W49L401(T) is controlled by #CE and #OE, both of which have to be low for the host to obtain data from the outputs. #CE is used for device selection. When #CE is high, the chip is de-selected and only standby power will be consumed. #OE is the output control and is used to gate data to the output pins. The data bus is in high impedance state when either #CE or #OE is high. Refer to the timing waveforms for further details.

#### **Reset Operation**

The #RESET input pin can be used in some application. When #RESET pin is at high state, the device is in normal operation mode. When #RESET pin is driven low for at least a period of TRP, it will halt the device and all outputs are at high impedance state. The device also resets the internal state machine to read array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence to assure data integrity. As the high state re-asserted to the #RESET pin, the device will return to read or standby mode, it depends on the control signals. The system can read data  $T_{\rm RH}$  after the #RESET pin returns to VIH. The other function for #RESET pin is temporary reset the boot block. By applying the 12V to #RESET pin, the boot block can be reprogrammed even though the boot block lockout function is enabled.

#### **Boot Block Operation**

There is one 8K-word boot block in this device, which can be used to store boot code. It is located in the first 8K words (for W49L401T, located in the last 8K words) of the memory with the address range from 0000(hex) to 1FFF(hex). (for W49L401T, address range from 3E000h to 3FFFFh)

See Command Codes for Boot Block Lockout Enable for the specific code. Once this feature is set, the data for the designated block cannot be erased or programmed (programming lockout); the regular programming method can change the data in other memory locations.

There is one condition that the lockout feature can be over-ridden. Just apply 12V to #RESET pin, the lockout feature will temporarily be inactivated and the boot block can be erased/programmed. Once the #RESET pin returns to CMOS/TTL level, the lockout feature will be activated again.

In order to detect whether the boot block feature is set on the 8K-words block, users can perform software command sequence: enter the product identification mode (see Command Codes for Identification/Boot Block Lockout Detection for specific code), and then read from address "0002 hex". If the output data in DQ0 is "1", the boot block programming lockout feature is activated; if the output data in DQ0 is "0", the lockout feature is inactivated and the block can be erased/programmed.

To return to normal operation, perform a three-byte command sequence (or an alternate single-word command) to exit the identification mode. For the specific code, see Command Codes for Identification/Boot Block Lockout Detection.

#### Chip Erase Operation

The chip-erase mode can be initiated by a six-word command sequence. After the command loading cycle, the device enters the internal chip erase mode, which is automatically timed and will be completed in a fast 200 mS (typical). The host system is not required to provide any control or timing during this operation. The entire memory array will be erased to FFFF(hex) by the chip erase operation if the boot block programming lockout feature is not activated. Once the boot block lockout feature is activated, the chip erase function will erase all the blocks/pages except the boot block.



#### **Block/Page Erase Operation**

The W49L401(T) provides both uniform small page (2K-word) and non-symmetrical block (4K/8K/16K/32K-word) erase capabilities for versatile Flash applications.

Each block or page can be erased individually by initiating a six-word command sequence. The block address (BA) or page address (PA) is latched on the falling #WE edge of the sixth cycle while the XX30/XX50(hex) data input command is latched at the rising edge of #WE. After the command loading cycle, the device enters the internal block/page erase mode, which is automatically timed and will be completed in a fast 50 mS (typical). The host system is not required to provide any control or timing during this operation. The device will automatically return to normal read mode after the erase operation completed. Data-polling, Toggle-Bit and/or RY/#BY pin can be used to detect end of erase cycle.

The bootblock (8K-words) consists of 4 corresponding uniform pages of 2K-words each. When the boot block lockout feature is activated, any page/block erase command with the associated PA/BA within the bootblock address range (0000-01FFF for W49L401, and 3E000-3FFFF for W49L401T) will be ignored and the device will return to read mode without any data changes.

#### **Program Operation**

The W49L401(T) is programmed on a word-by-word basis. Program operation can only change logical data "1" to logical data "0" The erase operation (changed entire data in individual page/block or whole chip from "0" to "1") is needed before programming.

The program operation is initiated by a 4-word command cycle (see Command Codes for Word Programming). The device will internally enter the program operation immediately after the word-program command is entered. The internal program timer will automatically time-out (50  $\,\mu\text{S}$  max. - TBP) once completed and return to normal read mode. Data\_polling, Toggle\_Bit and/or RY/#BY pin can be used to detect end of program cycle.

#### **Hardware Data Protection**

The integrity of the data stored in the W49L401(T) is also hardware protected in the following ways:

- (1) Noise/Glitch Protection: A #WE pulse of less than 10 nS in duration will not initiate a write cycle.
- (2) VDD Power Up/Down Detection: The programming operation and read are inhibited when VDD is less than 1.8V typical.
- (3) Write Inhibit Mode: Forcing #OE low, #CE high, or #WE high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down periods.
- (4) VDD power-on delay: When VDD has reached its sense level, the device will automatically time-out 10 mS before any write (erase/program) operation.

#### Data Polling (DQ7)- Write Status Detection

The W49L401(T) includes a data polling feature to indicate the end of a program or erase cycle. When the W49L401(T) is in the internal program or erase cycle, any attempt to read DQ7 of the last word loaded will receive the complement of the true data. Once the program or erase cycle is completed, DQ7 will show the true data. Note that, DQ7 will show logical "0" during the erase cycle. And it will become logical "1" or true data when the erase cycle is completed.

#### Toggle Bit (DQ6)- Write Status Detection

In addition to data polling, the W49L401(T) provides another method for determining the end of a program cycle. During the internal program or erase cycle, any consecutive attempts to read DQs will



produce alternating 0's and 1's. When the program or erase cycle is completed, this toggling between 0's and 1's will stop. The device is then ready for the next operation.

#### Ready/#Busy

The W49L401(T) also provides the hardware method to detect the completion of program/erase cycle . The RY/#BY output pin will be asserted low (busy) during programming/erasing operations, and will be released to high state by an external pull-up (ready) when internal program/erase cycle is completed. This is an open-drain output pin for easy external connection.

#### **Product Identification**

The product ID operation outputs the manufacturer code and device code. Programming equipment automatically matches the device with its proper erase and programming algorithms.

The manufacturer and device codes can be accessed by software or hardware operation. In the software access mode, a six-word (or JEDEC 3-word) command sequence can be used to access the product ID. A read from address 0000H outputs the manufacturer code, 00DA(hex). A read from address 0001(hex) outputs the device code, 003D(hex) for bottom boot (and TBD for top boot). The product ID operation can be terminated by a three-word command sequence or an alternative one-word command sequence (see Command Definition table).

In the hardware access mode, access to the product ID is activated by forcing #CE and #OE low, #WE high, and raising A9 to VHH ( $12V^{+}/.0.5V$ ).

## **Table of Operating Modes**

#### **Operating Mode Selection**

 $(V_{HH} = 12V \pm 0.5V)$ 

MODE					PINS	
MIODE	#CE	#OE	#WE	#RESET	ADDRESS	DQ.
Read	VIL	VIL	VIH	VIH	AIN	Dout
Erase/Program	VIL	VIH	VIL	VIH	Ain	Din
Standby	VIH	Х	Χ	VIH	X	High Z
Franci/Dragram	VIH	Х	Х	VIH	Х	High Z
Erase/Program Inhibit	Х	VIL	Х	VIH	Х	High Z/Dout
ITITIDIC	Х	Х	VIH	VIH	X	High Z/Dout
Output Disable	Х	VIH	Χ	VIH	X	High Z
Draduat ID	Vu	Vu	Vui	Vii i	A0 = VIL; A1-A15 = VIL; A9 = VHH	Manufacturer Code 00DA (Hex)
Product ID	VIL	VIL VIL VIH	VIH	A0 = VIH; A1 - A15 = VIL; A9 = VHH	Device Code 003D (Hex) for bottom TBD for Top	
Reset	Х	Χ	Х	VIL	X	High Z



## **Table of Software Command Definition**

COMMAND	NO. OF	1ST CY	CLE	2ND CY	CLE	3RD CY	'CLE	4TH C\	/CLE	5TH CY	CLE	6TH CY	CLE
DESCRIPTION	Cycles	Addr. [	Data	Addr. D	Data	Addr. I	Data	Addr.	Data	Addr. [	Data	Addr. [	Data
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Block Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	BA(5)	30
Page Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	PA(4)	50
Word Program	4	5555	AA	2AAA	55	5555	A0	Ain	DIN				
Boot Block Lockout	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit (1)	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit (1)	1	XXXX	F0										

#### Notes:

- 1. Address Format: A14 A0 (Hex); Data Format: DQ15 DQ8 (Don't Care); DQ7 DQ0 (Hex)
- 2. If any invalid command or read cycle (both #CE & #OE are active low) is inserted during any of the above software command sequence, it will abort the operation and the device return to read mode.
- 3. Either one of the two Product ID Exit commands can be used, and Read mode is resumed after this command executed.
- 4. PA: Page Address


W49L401	W49L401T
PA = 00000h to 007FFh for Page0	PA = 3F800h to 3FFFFh for Page0
PA = 00800h to 00FFFh for Page1	PA = 3F000h to 3F7FFh for Page1
PA = 01000h to 017FFh for Page2	PA = 3E800h to 3EFFFh for Page2
PA = 01800h to 01FFFh for Page3	PA = 3E000h to 3E7FFh for Page3
PA = 02000h to 027FFh for Page4	PA = 3D800h to 3DFFFh for Page4
PA = 02800h to 02FFFh for Page5	PA = 3D000h to 3D7FFh for Page5
PA = 3D000h to 3D7FFh for Page122	PA = 02800h to 02FFFh for Page122
PA = 3D800h to 3DFFFh for Page123	PA = 02000h to 027FFh for Page123
PA = 3E000h to 3E7FFh for Page124	PA = 01800h to 01FFFh for Page123
PA = 3E800h to 3EFFFh for Page125	PA = 01000h to 017FFh for Page125
PA = 3F000h to 3F7FFh for Page126	PA = 00800h to 00FFFh for Page126
PA = 3F800h to 3FFFFh for Page127	PA = 00000h to 007FFh for Page127

#### 5. BA: Block Address

W49L401	W49L401T
BA = 00000h to 01FFFh for Boot Block (8KW)	BA = 3E000h to 3FFFFh for Boot Block (8KW)
BA = 02XXXh for Parameter Block1 (4KW)	BA = 3DXXXh for Parameter Block1 (4KW)
BA = 03XXXh for Parameter Block2 (4KW)	BA = 3CXXXh for Parameter Block2 (4KW)
BA = 04000h to 07FFFh for Main Memory Block1 (16KW)	BA = 38000h to 3BFFFh for Main Memory Block1 (16KW)
BA = 08000h to 0FFFFh for Main Memory Block2 (32KW)	BA = 30000h to 37FFFh for Main Memory Block2 (32KW)
BA = 10000h to 17FFFh for Main Memory Block3 (32KW)	BA = 28000h to 2FFFFh for Main Memory Block2 (32KW)
BA = 18000h to 1FFFFh for Main Memory Block4 (32KW)	BA = 20000h to 27FFFh for Main Memory Block3 (32KW)
BA = 20000h to 27FFFh for Main Memory Block5 (32KW)	BA = 18000h to 1FFFFh for Main Memory Block4 (32KW)
BA = 28000h to 2FFFFh for Main Memory Block6 (32KW)	BA = 10000h to 17FFFh for Main Memory Block5 (32KW)
BA = 30000h to 37FFFh for Main Memory Block7 (32KW)	BA = 08000h to 07FFFh for Main Memory Block7 (32KW)
BA = 38000h to 3FFFFh for Main Memory Block8 (32KW)	BA = 00000h to 07FFFh for Main Memory Block8 (32KW)




# **Embedded Programming Algorithm**






# **Embedded Erase Algorithm**






# **Embedded #Data Polling Algorithm**




# **Embedded Toggle Bit Algorithm**






# Software Product Identification and Boot Block Lockout Detection Acquisition Flow





# **Boot Block Lockout Enable Acquisition Flow**





## 7. DC CHARACTERISTICS

# **Absolute Maximum Ratings**

PARAMETER	RATING	UNIT
Power Supply Voltage to Vss Potential	-0.5 to +4.6	V
Operating Temperature	0 to +70	°C
Storage Temperature	-65 to +150	°C
D.C. Voltage on Any Pin to Ground Potential except A9 or #RESET	-0.5 to VDD +1.0	V
Transient Voltage (<20 nS) on Any Pin to Ground Potential	-1.0 to VDD +1.0	V
Voltage on A9 or #RESET Pin to Ground Potential	-0.5 to 12.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# **DC Operating Characteristics**

(VDD =  $3.0 \sim 3.6$ V, Vss = 0V, TA = 0 to  $70^{\circ}$  C)

PARAMETER	SVM	SYM. TEST CONDITIONS		LIMIT	S	UNIT
FARAMETER	5 i Wi.	TEST CONDITIONS	MIN.	TYP.	MAX.	ONIT
VDD Current - Read	Icc	#CE = #OE = VIL, #WE = VIH, all DQs open	-	10	20	mA
		Address inputs = VIL/VIH, at f = 5 MHz				
VDD Current - Write	Iccw	#CE = #WE = VIL, #OE = VIH	-	15	25	mA
Standby VDD	ISB1	#CE = VIH, all DQs open			1	mA
Current (TTL input)		Other inputs = VIL/VIH	-	_	ı	IIIA
Standby VDD Current	long	#CE = VDD -0.3V, all DQs open		5	50	μА
(CMOS input)	ISB2	Other inputs = VDD -0.3V / Vss	-	5	50	
Input Leakage Current	lLi	VIN = VSS to VDD	-	-	10	μА
Output Leakage Current	llo	VOUT = VSS to VDD	-	-	10	μА
Input Low Voltage	VIL	-	-0.2	-	0.8	V
Input High Voltage	VIH	-	2.0	-	VDD +0.3	V
Output Low Voltage	Vol	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	Vон	IOH = -0.4 mA	2.4	-	-	V



# **Power-up Timing**

PARAMETER	SYMBOL	TYPICAL	UNIT
Power-up to Read Operation	Tpu. READ	200	μS
Power-up to Write Operation	TPU. WRITE	10	mS

# **Capacitance**

(VDD = 3.3V, TA =  $25^{\circ}$  C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
I/O Pin Capacitance	CI/O	VI/O = 0V	12	pf
Input Capacitance	CIN	VIN = 0V	6	pf

# 8. AC CHARACTERISTICS

## **AC Test Conditions**

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 0.9 VDD
Input Rise/Fall Time	< 5 nS
Input/Output Timing Level	1.5V/1.5V
Output Load	1 TTL Gate and CL = 30 pF

## **AC Test Load and Waveform**





AC Characteristics, continued

# **Read Cycle Timing Parameters**

(VDD =  $3.0 \sim 3.6$ V, VSS = 0V, TA = 0 to  $70^{\circ}$  C)

PARAMETER	SYMBOL	70	UNIT	
TAKAMETEK	STRIBOL	MIN.	MAX.	ONT
Read Cycle Time	TRC	70	-	nS
Chip Enable Access Time	TCE	-	70	nS
Address Access Time	TAA	-	70	nS
Output Enable Access Time	TOE	-	35	nS
#CE Low to Active Output	TcLz	0	-	nS
#OE Low to Active Output	Tolz	0	-	nS
#CE High to High-Z Output	Тснz	-	25	nS
#OE High to High-Z Output	Тонz	-	25	nS
Output Hold from Address Change	Тон	0	-	nS

Note: The parameter of TCLZ, TOLZ, TCHZ, TOHZ are characterized only and is not 100% tested.

# **Write Cycle Timing Parameters**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address Setup Time	TAS	10	-	-	nS
Address Hold Time	Тан	100	-	-	nS
#WE and #CE Setup Time	Tcs	10	-	-	nS
#WE and #CE Hold Time	Тсн	10	-	-	nS
#OE High Setup Time	Toes	10	-	-	nS
#OE High Hold Time	Тоен	0	-	-	nS
#CE Pulse Width	Тср	100	-	-	nS
#WE Pulse Width	TWP	100	-	-	nS
#WE High Width	TWPH	50	-	-	nS
Data Setup Time	TDS	100	-	-	nS
Data Hold Time	TDH	10	-	-	nS
Word programming Time	Твр	-	30	50	μS
Page Erase Cycle Time	TPEC	-	25	50	mS
Block Erase Cycle Time	Твес	-	25	50	mS
Chip Erase Cycle Time	TEC	-	100	200	mS

Note: All AC timing signals observe the following guidelines for determining setup and hold times:

(a) High level signal's reference level is VIH and (b) low level signal's reference level is VIL.



AC Characteristics, continued

# **Data Polling and Toggle Bit Timing Parameters**

PARAMETER	SYM.	70 nS		UNIT
TAKAMETEK		MIN.	MAX.	ONIT
#OE to Data Polling Output Delay	TOEP	-	35	nS
#CE to Data Polling Output Delay	ТСЕР	-	70	nS
#WE High to #OE Low for Data Polling	Тоенр	100	-	nS
#OE to Toggle Bit Output Delay	TOET	-	35	nS
#CE to Toggle Bit Output Delay	TCET	-	70	nS
#WE High to #OE Low for Toggle Bit	Тоент	100	-	nS

# **Hardware Reset Timing Parameters**


PARAMETER	SYM.	MIN.	MAX.	UNIT
#RESET Pulse Width	TRP	500	-	nS
#RESET High Time Before Read (1)	Trh	50	-	μS

Note: 1. The parameters are characterized only and is not 100% tested.




# 9. TIMING WAVEFORMS

# **Read Cycle Timing Diagram**




# **#WE Controlled Command Write Cycle Timing Diagram**






# **#CE Controlled Command Write Cycle Timing Diagram**




# **Program Cycle Timing Diagram**






# **#DATA Polling Timing Diagram**




# **Toggle Bit Timing Diagram**






## **Boot Block Lockout Enable Timing Diagram**




## **Chip Erase Timing Diagram**






# **Block/Page Erase Timing Diagram**




## Ready/#Busy Timing Diagram





# **Reset Timing Diagram**





#### 10. ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING VOLTAGE (V)	BOOT BLOCK LOCATION	PACKAGE
W49L401S-70B	70	3.0 ~ 3.6	воттом	44-pin SOP
W49L401T-70B	70	3.0 ~ 3.6	воттом	48-pin TSOP (12 mm × 20 mm)
W49L401TS70B	70	3.0 ~ 3.6	TOP	44-pin SOP
W49L401TT70B	70	3.0 ~ 3.6	TOP	48-pin TSOP (12 mm × 20 mm)

#### Notes:

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

#### 11. HOW TO READ THE TOP MARKING

Example: The top marking of 48-pin TSOP W49L401T-70B



W49L401T-

70B

2138977A-A12 1490BAA

1<sup>st</sup> line: winbond logo

2<sup>nd</sup> line: the part number: W49L401T-70B

3<sup>rd</sup> line: the lot number

4<sup>th</sup> line: the tracking code: <u>149 O B AA</u>

149: Packages made in 01, week 49


O: Assembly house ID: A means ASE, O means OSE, ... etc. B: IC revision; A means version A, B means version B, ... etc.

AA: Process code




#### 12. PACKAGE DIMENSIONS

# 48-pin TSOP (12 mm 20 mm)



# 44-pin SOP





#### 13. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION	
A1	Apr. 2001	-	Initial Issued	
A2	July 2001	18	Change TRH from 50 nS to 10 μS	
А3	January 2, 2002	1, 3, 6, 15	Delete the description of Auto-Power Saving	
		18	Change TRH from 10 μS to 30 μS (min.)	
	17	Change Tec from 200/1000 to 100/200 mS (typ./max.)		
		Change TPEC, TPBC from 50/200 to 25/50 mS (typ./max.)		
	1, 18, 19, 26		Delete read access time of 55 nS	
		26	Add HOW TO READ THE TOP MARKING	
		9, 10, 11, 12, 13	Delete old flow chart and add embedded algorithm	
		4	Modify VDD Power Up/Down Detection in Hardware Data Protection	
		21	Modify Program Cycle Timing Diagram	
A4	August 16, 2002	9 – 13 Modify Flow charts		
		23	Modify Reset Timing Diagram	



Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

**Taipei Office** 9F, No.480, Rueiguang Rd., Neihu Chiu, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168

FAX: 886-2-8751-3579

**Winbond Electronics Corporation America** 

2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

**Winbond Electronics Corporation Japan** 

7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai,

200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.